OpenCores

部分翻译

Error creating feed file, please check write permissions.
ethmac WebSVN RSS feed - ethmac http://opencores.com/websvn,listing?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_9%2F& Tue, 21 May 2013 23:01:07 +0100 FeedCreator 1.7.2 ... http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_9%2F&rev=338 <div><strong>Rev 338 - root</strong> (2 file(s) modified)</div><div>...</div>- /ethernet<br />+ /ethmac<br /> root Tue, 05 May 2009 15:18:25 +0100 http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_9%2F&rev=338 New directory structure. http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_9%2F&rev=335 <div><strong>Rev 335 - root</strong> (8 file(s) modified)</div><div>New directory structure.</div>- /branches<br />+ /ethernet<br />+ /ethernet/branches<br />+ /ethernet/tags<br />+ /ethernet/trunk<br />+ /ethernet/web_uploads<br />- /tags<br />- /trunk<br /> root Mon, 09 Mar 2009 10:03:10 +0100 http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_9%2F&rev=335 This commit was manufactured by cvs2svn to create tag 'rel_9'. http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_9%2F&rev=237 <div><strong>Rev 237 - </strong> (5 file(s) modified)</div><div>This commit was manufactured by cvs2svn to create tag 'rel_9'.</div>+ /tags/rel_9<br />- /tags/rel_9/bench<br />- /tags/rel_9/doc<br />- /tags/rel_9/README.txt<br />- /tags/rel_9/sim<br /> Wed, 30 Oct 2002 12:54:51 +0100 http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_9%2F&rev=237 State machine goes from idle to the defer state when ... http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_9%2F&rev=236 <div><strong>Rev 236 - mohor</strong> (1 file(s) modified)</div><div>State machine goes from idle to the defer state when ...</div>~ /trunk/rtl/verilog/eth_txstatem.v<br /> mohor Wed, 30 Oct 2002 12:54:50 +0100 http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_9%2F&rev=236 rev 4. http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_9%2F&rev=235 <div><strong>Rev 235 - mohor</strong> (2 file(s) modified)</div><div>rev 4.</div>~ /trunk/doc/eth_design_document.pdf<br />~ /trunk/doc/src/eth_design_document.doc<br /> mohor Tue, 29 Oct 2002 22:20:07 +0100 http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_9%2F&rev=235 Figure list assed to the revision 3. http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_9%2F&rev=234 <div><strong>Rev 234 - mohor</strong> (1 file(s) modified)</div><div>Figure list assed to the revision 3.</div>~ /trunk/doc/eth_design_document.pdf<br /> mohor Tue, 29 Oct 2002 14:08:51 +0100 http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_9%2F&rev=234 Revision 0.3 released. Some figures added. http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_9%2F&rev=233 <div><strong>Rev 233 - mohor</strong> (2 file(s) modified)</div><div>Revision 0.3 released. Some figures added.</div>~ /trunk/doc/eth_design_document.pdf<br />~ /trunk/doc/src/eth_design_document.doc<br /> mohor Tue, 29 Oct 2002 13:49:56 +0100 http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_9%2F&rev=233 fpga define added. http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_9%2F&rev=232 <div><strong>Rev 232 - mohor</strong> (1 file(s) modified)</div><div>fpga define added.</div>~ /trunk/rtl/verilog/eth_defines.v<br /> mohor Thu, 24 Oct 2002 18:53:03 +0100 http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_9%2F&rev=232 Description of Core Modules added (figure). http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_9%2F&rev=231 <div><strong>Rev 231 - mohor</strong> (1 file(s) modified)</div><div>Description of Core Modules added (figure).</div>~ /trunk/doc/src/eth_design_document.doc<br /> mohor Tue, 22 Oct 2002 17:33:53 +0100 http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_9%2F&rev=231 case changed to casex. http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_9%2F&rev=229 <div><strong>Rev 229 - mohor</strong> (1 file(s) modified)</div><div>case changed to casex.</div>~ /trunk/rtl/verilog/eth_wishbone.v<br /> mohor Fri, 18 Oct 2002 20:53:34 +0100 http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_9%2F&rev=229 Changed BIST scan signals. http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_9%2F&rev=227 <div><strong>Rev 227 - tadejm</strong> (5 file(s) modified)</div><div>Changed BIST scan signals.</div>~ /trunk/bench/verilog/tb_ethernet.v<br />~ /trunk/bench/verilog/tb_ethernet_with_cop.v<br />~ /trunk/rtl/verilog/eth_spram_256x32.v<br />~ /trunk/rtl/verilog/eth_top.v<br />~ /trunk/rtl/verilog/eth_wishbone.v<br /> tadejm Fri, 18 Oct 2002 17:04:20 +0100 http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_9%2F&rev=227 Igor added WB burst support and repaired BUG when handling ... http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_9%2F&rev=226 <div><strong>Rev 226 - tadejm</strong> (1 file(s) modified)</div><div>Igor added WB burst support and repaired BUG when handling ...</div>~ /trunk/rtl/verilog/eth_wishbone.v<br /> tadejm Fri, 18 Oct 2002 15:42:09 +0100 http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_9%2F&rev=226 Some minor changes. http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_9%2F&rev=225 <div><strong>Rev 225 - tadejm</strong> (1 file(s) modified)</div><div>Some minor changes.</div>~ /trunk/sim/rtl_sim/modelsim_sim/run/tb_eth.do<br /> tadejm Fri, 18 Oct 2002 15:31:43 +0100 http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_9%2F&rev=225 Signals for a wave window in Modelsim. http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_9%2F&rev=224 <div><strong>Rev 224 - tadejm</strong> (1 file(s) modified)</div><div>Signals for a wave window in Modelsim.</div>+ /trunk/sim/rtl_sim/modelsim_sim/bin/eth_wave.do<br /> tadejm Fri, 18 Oct 2002 14:11:15 +0100 http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_9%2F&rev=224 Some code changed due to bug fixes. http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_9%2F&rev=223 <div><strong>Rev 223 - tadejm</strong> (2 file(s) modified)</div><div>Some code changed due to bug fixes.</div>~ /trunk/bench/verilog/eth_phy.v<br />~ /trunk/bench/verilog/tb_ethernet.v<br /> tadejm Fri, 18 Oct 2002 13:58:22 +0100 http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_9%2F&rev=223 TxStatus is written after last access to the TX fifo ... http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_9%2F&rev=221 <div><strong>Rev 221 - mohor</strong> (1 file(s) modified)</div><div>TxStatus is written after last access to the TX fifo ...</div>~ /trunk/rtl/verilog/eth_wishbone.v<br /> mohor Mon, 14 Oct 2002 16:07:02 +0100 http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_9%2F&rev=221 txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v ... http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_9%2F&rev=219 <div><strong>Rev 219 - mohor</strong> (1 file(s) modified)</div><div>txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v ...</div>~ /trunk/rtl/verilog/eth_wishbone.v<br /> mohor Fri, 11 Oct 2002 15:35:20 +0100 http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_9%2F&rev=219 Typo error fixed. (When using Bist) http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_9%2F&rev=218 <div><strong>Rev 218 - mohor</strong> (1 file(s) modified)</div><div>Typo error fixed. (When using Bist)</div>~ /trunk/rtl/verilog/eth_top.v<br /> mohor Fri, 11 Oct 2002 13:36:58 +0100 http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_9%2F&rev=218 Bist supported. http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_9%2F&rev=217 <div><strong>Rev 217 - mohor</strong> (1 file(s) modified)</div><div>Bist supported.</div>~ /trunk/sim/rtl_sim/modelsim_sim/run/tb_eth.do<br /> mohor Fri, 11 Oct 2002 13:33:56 +0100 http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_9%2F&rev=217 Bist signals added. http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_9%2F&rev=216 <div><strong>Rev 216 - mohor</strong> (1 file(s) modified)</div><div>Bist signals added.</div>~ /trunk/bench/verilog/tb_ethernet_with_cop.v<br /> mohor Fri, 11 Oct 2002 13:29:28 +0100 http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_9%2F&rev=216

Browse

Tools