部分翻译
Error creating feed file, please check write permissions.
ethmac
WebSVN RSS feed - ethmac
http://opencores.com/websvn,listing?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_24%2Fsim%2F&
Wed, 22 May 2013 07:16:12 +0100
FeedCreator 1.7.2
-
...
http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_24%2Fsim%2F&rev=338
<div><strong>Rev 338 - root</strong> (2 file(s) modified)</div><div>...</div>- /ethernet<br />+ /ethmac<br />
root
Tue, 05 May 2009 15:18:25 +0100
http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_24%2Fsim%2F&rev=338
-
New directory structure.
http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_24%2Fsim%2F&rev=335
<div><strong>Rev 335 - root</strong> (8 file(s) modified)</div><div>New directory structure.</div>- /branches<br />+ /ethernet<br />+ /ethernet/branches<br />+ /ethernet/tags<br />+ /ethernet/trunk<br />+ /ethernet/web_uploads<br />- /tags<br />- /trunk<br />
root
Mon, 09 Mar 2009 10:03:10 +0100
http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_24%2Fsim%2F&rev=335
-
This commit was manufactured by cvs2svn to create tag 'rel_24'.
http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_24%2Fsim%2F&rev=307
<div><strong>Rev 307 - </strong> (1 file(s) modified)</div><div>This commit was manufactured by cvs2svn to create tag 'rel_24'.</div>+ /tags/rel_24<br />
Thu, 04 Dec 2003 14:59:14 +0100
http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_24%2Fsim%2F&rev=307
-
Artisan RAMs added.
http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_24%2Fsim%2F&rev=299
<div><strong>Rev 299 - mohor</strong> (3 file(s) modified)</div><div>Artisan RAMs added.</div>~ /trunk/bench/verilog/tb_ethernet.v<br />~ /trunk/bench/verilog/tb_ethernet_with_cop.v<br />~ /trunk/sim/rtl_sim/bin/sim_file_list.lst<br />
mohor
Wed, 20 Aug 2003 12:12:07 +0100
http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_24%2Fsim%2F&rev=299
-
Few minor changes.
http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_24%2Fsim%2F&rev=295
<div><strong>Rev 295 - tadejm</strong> (1 file(s) modified)</div><div>Few minor changes.</div>~ /trunk/sim/rtl_sim/ncsim_sim/run/run_eth_sim_regr.scr<br />
tadejm
Wed, 13 Aug 2003 13:41:56 +0100
http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_24%2Fsim%2F&rev=295
-
Added path to a file with distributed RAM instances for ...
http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_24%2Fsim%2F&rev=294
<div><strong>Rev 294 - tadejm</strong> (1 file(s) modified)</div><div>Added path to a file with distributed RAM instances for ...</div>~ /trunk/sim/rtl_sim/bin/rtl_file_list.lst<br />
tadejm
Mon, 11 Aug 2003 13:17:24 +0100
http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_24%2Fsim%2F&rev=294
-
initial.
http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_24%2Fsim%2F&rev=293
<div><strong>Rev 293 - tadejm</strong> (2 file(s) modified)</div><div>initial.</div>+ /trunk/sim/rtl_sim/bin/ncelab.args<br />+ /trunk/sim/rtl_sim/bin/ncelab_xilinx.args<br />
tadejm
Fri, 18 Jul 2003 16:14:02 +0100
http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_24%2Fsim%2F&rev=293
-
Corrected mistake.
http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_24%2Fsim%2F&rev=292
<div><strong>Rev 292 - tadejm</strong> (1 file(s) modified)</div><div>Corrected mistake.</div>~ /trunk/sim/rtl_sim/run/run_eth_sim_regr.scr<br />
tadejm
Fri, 18 Jul 2003 16:12:27 +0100
http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_24%2Fsim%2F&rev=292
-
initial
http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_24%2Fsim%2F&rev=291
<div><strong>Rev 291 - tadejm</strong> (21 file(s) modified)</div><div>initial</div>+ /trunk/sim/rtl_sim/bin<br />+ /trunk/sim/rtl_sim/bin/artisan_file_list.lst<br />+ /trunk/sim/rtl_sim/bin/cds.lib<br />+ /trunk/sim/rtl_sim/bin/hdl.var<br />+ /trunk/sim/rtl_sim/bin/INCA_libs<br />+ /trunk/sim/rtl_sim/bin/INCA_libs/worklib<br />+ /trunk/sim/rtl_sim/bin/INCA_libs/worklib/dir_keeper<br />+ /trunk/sim/rtl_sim/bin/ncsim.rc<br />+ /trunk/sim/rtl_sim/bin/ncsim_waves.rc<br />+ /trunk/sim/rtl_sim/bin/rtl_file_list.lst<br />+ /trunk/sim/rtl_sim/bin/run_sim<br />+ /trunk/sim/rtl_sim/bin/sim_file_list.lst<br />+ /trunk/sim/rtl_sim/bin/xilinx_file_list.lst<br />+ /trunk/sim/rtl_sim/log<br />+ /trunk/sim/rtl_sim/log/dir_keeper<br />+ /trunk/sim/rtl_sim/out<br />+ /trunk/sim/rtl_sim/out/dir_keeper<br />+ /trunk/sim/rtl_sim/run<br />+ /trunk/sim/rtl_sim/run/clean<br />+ /trunk/sim/rtl_sim/run/run_eth_sim_regr.scr<br />+ /trunk/sim/rtl_sim/run/top_groups.do<br />
tadejm
Fri, 18 Jul 2003 14:47:25 +0100
http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_24%2Fsim%2F&rev=291
-
Additional checking for FAILED tests added - for ATS.
http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_24%2Fsim%2F&rev=290
<div><strong>Rev 290 - tadejm</strong> (1 file(s) modified)</div><div>Additional checking for FAILED tests added - for ATS.</div>~ /trunk/sim/rtl_sim/ncsim_sim/run/run_eth_sim_regr.scr<br />
tadejm
Fri, 18 Jul 2003 13:51:37 +0100
http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_24%2Fsim%2F&rev=290
-
Some minor changes.
http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_24%2Fsim%2F&rev=225
<div><strong>Rev 225 - tadejm</strong> (1 file(s) modified)</div><div>Some minor changes.</div>~ /trunk/sim/rtl_sim/modelsim_sim/run/tb_eth.do<br />
tadejm
Fri, 18 Oct 2002 15:31:43 +0100
http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_24%2Fsim%2F&rev=225
-
Signals for a wave window in Modelsim.
http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_24%2Fsim%2F&rev=224
<div><strong>Rev 224 - tadejm</strong> (1 file(s) modified)</div><div>Signals for a wave window in Modelsim.</div>+ /trunk/sim/rtl_sim/modelsim_sim/bin/eth_wave.do<br />
tadejm
Fri, 18 Oct 2002 14:11:15 +0100
http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_24%2Fsim%2F&rev=224
-
Bist supported.
http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_24%2Fsim%2F&rev=217
<div><strong>Rev 217 - mohor</strong> (1 file(s) modified)</div><div>Bist supported.</div>~ /trunk/sim/rtl_sim/modelsim_sim/run/tb_eth.do<br />
mohor
Fri, 11 Oct 2002 13:33:56 +0100
http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_24%2Fsim%2F&rev=217
-
Bist supported.
http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_24%2Fsim%2F&rev=215
<div><strong>Rev 215 - mohor</strong> (1 file(s) modified)</div><div>Bist supported.</div>~ /trunk/sim/rtl_sim/modelsim_sim/run/tb_eth.do<br />
mohor
Fri, 11 Oct 2002 12:42:12 +0100
http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_24%2Fsim%2F&rev=215
-
Virtual Silicon RAMs moved to lib directory
http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_24%2Fsim%2F&rev=208
<div><strong>Rev 208 - tadej</strong> (1 file(s) modified)</div><div>Virtual Silicon RAMs moved to lib directory</div>~ /trunk/sim/rtl_sim/ncsim_sim/bin/sim_file_list.lst<br />
tadej
Mon, 23 Sep 2002 19:24:19 +0100
http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_24%2Fsim%2F&rev=208
-
Virtual Silicon RAM support fixed
http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_24%2Fsim%2F&rev=207
<div><strong>Rev 207 - tadej</strong> (1 file(s) modified)</div><div>Virtual Silicon RAM support fixed</div>~ /trunk/sim/rtl_sim/ncsim_sim/bin/sim_file_list.lst<br />
tadej
Mon, 23 Sep 2002 19:13:49 +0100
http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_24%2Fsim%2F&rev=207
-
Virtual Silicon RAM added to the simulation.
http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_24%2Fsim%2F&rev=206
<div><strong>Rev 206 - mohor</strong> (1 file(s) modified)</div><div>Virtual Silicon RAM added to the simulation.</div>~ /trunk/sim/rtl_sim/ncsim_sim/bin/sim_file_list.lst<br />
mohor
Mon, 23 Sep 2002 19:05:35 +0100
http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_24%2Fsim%2F&rev=206
-
ETH_VIRTUAL_SILICON_RAM supported.
http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_24%2Fsim%2F&rev=205
<div><strong>Rev 205 - mohor</strong> (1 file(s) modified)</div><div>ETH_VIRTUAL_SILICON_RAM supported.</div>~ /trunk/sim/rtl_sim/modelsim_sim/run/tb_eth.do<br />
mohor
Mon, 23 Sep 2002 18:27:36 +0100
http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_24%2Fsim%2F&rev=205
-
_info file added.
http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_24%2Fsim%2F&rev=187
<div><strong>Rev 187 - mohor</strong> (1 file(s) modified)</div><div>_info file added.</div>+ /trunk/sim/rtl_sim/modelsim_sim/bin/work/_info<br />
mohor
Tue, 17 Sep 2002 19:41:57 +0100
http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_24%2Fsim%2F&rev=187
-
Macro for testbench (DO file).
http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_24%2Fsim%2F&rev=186
<div><strong>Rev 186 - mohor</strong> (1 file(s) modified)</div><div>Macro for testbench (DO file).</div>+ /trunk/sim/rtl_sim/modelsim_sim/run/tb_eth.do<br />
mohor
Tue, 17 Sep 2002 19:10:17 +0100
http://opencores.com/websvn,revision?repname=ethmac&path=%2Fethmac%2Ftags%2Frel_24%2Fsim%2F&rev=186
© copyright 1999-2013
OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.