OpenCores

Subversion Repositories rise

[/] [rise/] [trunk] - Rev 148

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
148 New directory structure. root 1867d 04h /rise/trunk
147 - Updated to use current example. cwalter 2641d 12h /trunk
146 - Changed to compile UART example. cwalter 2641d 14h /trunk
145 - Added more VHDL files to project. cwalter 2641d 14h /trunk
144 - IF stage now uses autogenerated VHDL files. cwalter 2641d 14h /trunk
143 - Added more complex UART example. cwalter 2641d 14h /trunk
142 - Added gap between characters sent and changed last character to CR. cwalter 2641d 14h /trunk
141 - Added delay between characters. cwalter 2641d 15h /trunk
140 - Test bench for RISE with UART. cwalter 2641d 15h /trunk
139 - Added makefile example to improve design flow.
- Added subroutine example.
cwalter 2641d 16h /trunk
138 - Fixed binary to VHDL converter. cwalter 2641d 16h /trunk
137 - Added binary to VHDL converter. cwalter 2641d 16h /trunk
136 - Added makefile example to improve design flow.
- Added subroutine example.
cwalter 2641d 16h /trunk
135 uart_address_0 was a latch -> changed ustadler 2642d 12h /trunk
134 Added second test program for testing uart. jlechner 2642d 13h /trunk
133 - Fixed bug with ST opcodes. cwalter 2642d 14h /trunk
132 Added test program for testing uart. jlechner 2642d 15h /trunk
131 Changed high active resets to low active ones. jlechner 2642d 15h /trunk
130 Removed obsolete line jlechner 2642d 15h /trunk
129 Sample assembler program for accessing uart jlechner 2642d 15h /trunk

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2014 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.