Subversion Repositories openmsp430

[/] - Rev 206


Filtering Options

Clear current filter

Rev Log message Author Age Path
206 Update ChangeLog olivier.girard 51d 02h /
205 Thanks again to Johan W. good feedback, the following updates are implemented:
- Change code to fix delta cycle issues on some simulators in mixed VHDL/Verilog environment.
- Update oscillators enable generation to relax a critical timing paths in the ASIC version.
- Add option to scan fix inverted clocks in the ASIC version (disabled by default as this is supported by most tools).
olivier.girard 51d 02h /
204 Fix DMA interface RTL merge problem (defines got wrong values). Fix CDC issue with the timerA (thanks to Johan for catching that). olivier.girard 58d 02h /
203 Update ChangeLog olivier.girard 65d 01h /
202 Add DMA interface support + LINT cleanup olivier.girard 65d 01h /
201 Update ChangeLog olivier.girard 226d 01h /
200 Major verificaiton and benchmark update to support both MSPGCC and RedHat/TI GCC toolchains. olivier.girard 226d 01h /
199 Update ChangeLog olivier.girard 332d 03h /
198 Update GDB-Proxy to support new GCC/GDB compiler version from RedHat/TI olivier.girard 332d 03h /
197 Fixed bug on the write strobe of the baudrate hi configuration register. olivier.girard 583d 02h /
196 Update ChangeLog olivier.girard 626d 01h /
195 Update HTML documentation with configurable number of IRQ option. olivier.girard 626d 01h /
194 Update PDF and ODT documentation. olivier.girard 626d 02h /
193 Update FPGA projects with latest core RTL changes. olivier.girard 626d 02h /
192 Number of supported IRQs is now configurable to 14 (default), 30 or 62. olivier.girard 626d 02h /
191 Update ChangeLog olivier.girard 766d 02h /
190 Remove dummy memory read access for CMP and BIT instructions. olivier.girard 766d 02h /
189 Update ChangeLog olivier.girard 778d 02h /
188 Add missing include commands for the define and undefine files in the wakeup_cell and in dbg_i2c. olivier.girard 778d 02h /
187 Update ChangeLog olivier.girard 879d 03h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2015, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.