OpenCores

Subversion Repositories openmsp430

[/] - Rev 197

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
197 Fixed bug on the write strobe of the baudrate hi configuration register. olivier.girard 215d 15h /
196 Update ChangeLog olivier.girard 258d 14h /
195 Update HTML documentation with configurable number of IRQ option. olivier.girard 258d 14h /
194 Update PDF and ODT documentation. olivier.girard 258d 15h /
193 Update FPGA projects with latest core RTL changes. olivier.girard 258d 15h /
192 Number of supported IRQs is now configurable to 14 (default), 30 or 62. olivier.girard 258d 15h /
191 Update ChangeLog olivier.girard 398d 15h /
190 Remove dummy memory read access for CMP and BIT instructions. olivier.girard 398d 15h /
189 Update ChangeLog olivier.girard 410d 15h /
188 Add missing include commands for the define and undefine files in the wakeup_cell and in dbg_i2c. olivier.girard 410d 15h /
187 Update ChangeLog olivier.girard 511d 15h /
186 Fixed Hardware Multiplier byte operations bug: http://opencores.org/bug,assign,2247 olivier.girard 511d 15h /
185 Update Altera FPGA example bitstream (no functional change... only generated with a newer Quartus version) olivier.girard 512d 15h /
184 Fixed some project settings for newer Quartus version (12.1) olivier.girard 512d 15h /
183 Update ChangeLog olivier.girard 553d 14h /
182 Minor update to reflect new ASIC_CLOCKING option. olivier.girard 553d 14h /
181 Update with latest oMSP Core version. olivier.girard 553d 14h /
180 Add new ASIC_CLOCKING configuration option to allow ASIC implementations with FPGA clocking scheme.
Thanks to Sebastien Van Cauwenberghe's contribution :-)
olivier.girard 553d 14h /
179 Update all linker scripts with a simplified version.
Thanks to Mihai M. for this one :-)
olivier.girard 562d 13h /
178 Update all linker scripts with a simplified version.
Thanks to Mihai M. for this one :-)
olivier.girard 562d 13h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2014 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.