OpenCores

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] [dbg_uart.v] - Rev 106

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
106 Separated the Timer A defines from the openMSP430 ones.
Added the "dbg_en" port in order to allow a separate reset of the debug interface.
Added the "core_en" port (when cleared, the CPU will stop execution, the dbg_freeze signal will be set and the aclk & smclk will be stopped).
Renamed "per_wen" to "per_we" to prevent confusion with active low signals.
Removed to missing unused flops when the DBG_EN is not defined (thanks to Mihai contribution).
olivier.girard 1341d 04h /openmsp430/trunk/core/sim/rtl_sim/src/dbg_uart.v
95 Update some test patterns for the additional simulator supports. olivier.girard 1370d 06h /openmsp430/trunk/core/sim/rtl_sim/src/dbg_uart.v
74 Update serial debug interface to support memories with a size which is not a power of 2.
Update the software tools accordingly.
olivier.girard 1550d 07h /openmsp430/trunk/core/sim/rtl_sim/src/dbg_uart.v
58 Update the debug hardware breakpoint verification patterns to reflect the latest design updates. olivier.girard 1758d 03h /openmsp430/trunk/core/sim/rtl_sim/src/dbg_uart.v
33 In order to avoid confusion, the following changes have been implemented to the Verilog code:
- renamed the "rom_*" ports and defines to "pmem_*" (program memory).
- renamed the "ram_*" ports and defines to "dmem_*" (data memory).

In addition, in order to prevent potential conflicts with the Verilog defines of other IPs, a Verilog undefine file has been created.
olivier.girard 1792d 08h /openmsp430/trunk/core/sim/rtl_sim/src/dbg_uart.v
19 added SVN property for keywords olivier.girard 1939d 05h /openmsp430/trunk/core/sim/rtl_sim/src/dbg_uart.v
18 Updated headers with SVN info olivier.girard 1939d 05h /openmsp430/trunk/core/sim/rtl_sim/src/dbg_uart.v
2 Upload complete openMSP430 project to the SVN repository olivier.girard 1974d 05h /openmsp430/trunk/core/sim/rtl_sim/src/dbg_uart.v

powered by: WebSVN 2.1.0

© copyright 1999-2014 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.