OpenCores

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] - Rev 121

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
101 Cosmetic change in order to prevent an X propagation whenever executing a byte instruction with an uninitialized memory location as source. olivier.girard 1387d 23h /openmsp430/trunk/
100 Update HTML documentation with Actel's FPGA implementation example (file & directory description section). olivier.girard 1390d 22h /openmsp430/trunk/
99 Small fix for CVER simulator support. olivier.girard 1391d 22h /openmsp430/trunk/
98 Added support for VCS verilog simulator.
VPD and TRN waveforms can now be generated.
olivier.girard 1391d 23h /openmsp430/trunk/
97 Update Tools' Windows executables with EraseROM command fix. olivier.girard 1392d 22h /openmsp430/trunk/
96 Fixed EraseROM command in the TCL library of the Software development tools. olivier.girard 1392d 22h /openmsp430/trunk/
95 Update some test patterns for the additional simulator supports. olivier.girard 1395d 22h /openmsp430/trunk/
94 Thanks to Mihai-Costin Manolescu's contribution, the simulation scripts now support the following simulators:
- Icarus Verilog
- Cver
- Verilog-XL
- NCVerilog
- Modelsim
olivier.girard 1395d 22h /openmsp430/trunk/
93 Update Tools' Windows executables. olivier.girard 1399d 22h /openmsp430/trunk/
92 Fixed bug where the openmsp430-minidebug application shows data memory size instead of program memory size and program memory size instead of data memory size.
Thanks to "dir" for reporting the bug :-)
olivier.girard 1399d 23h /openmsp430/trunk/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2014 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.