OpenCores

Subversion Repositories openmsp430

[/] - Rev 134

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
134 Add full ASIC support (low-power modes, DFT, ...).
Improved serial debug interface reliability.
olivier.girard 1003d 16h /
133 Add support for new CPU version. olivier.girard 1003d 16h /
132 Update FPGA examples with the POP.B bug fix olivier.girard 1016d 15h /
131 Update ChangeLog olivier.girard 1024d 14h /
130 Fixed POP.B bug (see Bugtracker http://opencores.org/bug,assign,2137 ) olivier.girard 1024d 15h /
129 Update ChangeLog olivier.girard 1100d 15h /
128 Fixed CALL x(SR) bug (see Bugtracker http://opencores.org/bug,view,2111 ) olivier.girard 1100d 15h /
127 update changelog... olivier.girard 1136d 14h /
126 Remove freewrap642 directory.
Tools users now have to install TCL/TK instead.
olivier.girard 1136d 14h /
125 update changelog... olivier.girard 1150d 18h /
124 Improved gdbproxy robustness.
Create a workaround to prevent GDB from freezing when single-stepping on a LPMx or a "JMP $-0" instruction.
olivier.girard 1151d 05h /
123 update changelog... olivier.girard 1172d 16h /
122 Add coverage report generation (NCVERILOG only)
Add support for the ISIM Xilinx simulator.
olivier.girard 1172d 16h /
121 Add a new FPGA example for the LX9 Microboard from Avnet.
Many thanks to Ricardo Ribalda Delgado for his contribution on this one :-)
olivier.girard 1244d 16h /
120 update tools changelog... olivier.girard 1275d 23h /
119 Slight improvement of the gdbproxy to improve the support of the EMBSYSREGVIEW Eclipse plugin. olivier.girard 1276d 00h /
118 Changelog update (move to modified BSD license). olivier.girard 1276d 17h /
117 To facilitate commercial adoption of the openMSP430, the core has moved to a modified BSD license. olivier.girard 1276d 17h /
116 Update documentation to reflect the latest core updates. olivier.girard 1292d 17h /
115 Add linker script example. olivier.girard 1301d 17h /
114 Improved the VerifyCPU_ID procedure. olivier.girard 1304d 16h /
113 Created ChangeLog files... olivier.girard 1305d 16h /
112 Modified comment. olivier.girard 1309d 16h /
111 Re-organized the "openMSP430_defines.v" file.
Re-defined the CPU_ID register of the debug interface (in particular to support custom user versioning).
Added RTL configuration possibility to expand the peripheral address space from 512B (0x0000 to 0x0200) to up to 32kB (0x0000 to 0x8000).
As a consequence the per_addr bus width goes from 8 to 14 bits and the peripherals address decoders have been updated accordingly.
olivier.girard 1310d 16h /
110 Rework of the GUI for the software development tools.
Added possibility to give custom information through the omsp_alias.xml file.
olivier.girard 1311d 16h /
109 Update Xilinx FPGA example with the latest openMSP430 core RTL version. olivier.girard 1365d 00h /
108 Add serial debug interface tasks to the Actel fpga simulation environment. olivier.girard 1366d 14h /
107 Update Actel and Alter FPGA examples with the latest openMSP430 core RTL version. olivier.girard 1366d 14h /
106 Separated the Timer A defines from the openMSP430 ones.
Added the "dbg_en" port in order to allow a separate reset of the debug interface.
Added the "core_en" port (when cleared, the CPU will stop execution, the dbg_freeze signal will be set and the aclk & smclk will be stopped).
Renamed "per_wen" to "per_we" to prevent confusion with active low signals.
Removed to missing unused flops when the DBG_EN is not defined (thanks to Mihai contribution).
olivier.girard 1366d 14h /
105 Removed dummy memory read access for the MOV/PUSH/CALL/RETI instructions.
These were not problematic but this is simply cleaner that way.
olivier.girard 1381d 15h /

powered by: WebSVN 2.1.0

© copyright 1999-2014 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.