OpenCores

Subversion Repositories ha1588

[/] [ha1588/] [trunk/] - Rev 53

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
52 1. Corrected GMII BFM preamble+sfd size error: 4B 5555555d changed to 8B 5555555555555555d5.
2. Corrected packet parser 4B counter accordingly.
edn_walter 948d 11h /ha1588/trunk/
51 Making test case pass for SOPC simulation. edn_walter 952d 22h /ha1588/trunk/
50 Added missing simulation library. edn_walter 952d 22h /ha1588/trunk/
49 Added missing simulation library. edn_walter 953d 07h /ha1588/trunk/
48 1. Added testbench for SOPC Builder example. Need to fully implement the self-check test cases. Just ignore the reported failures, and check the waveform for correct addressing.
2. Added GENERATE BLOCK for top-level addr_in unit selection. In normal top-level instantiation without modify the default addr_is_in_word = 0 parameter, the default address unit is in byte (8bit); When instantiated in SOPC Builder, the address unit is default to word (32bit).
edn_walter 953d 11h /ha1588/trunk/
47 Added test case of -16 negative period_adj value, to show the effect trying to set time backwards. Thanks to Frank Yang's question. edn_walter 953d 21h /ha1588/trunk/
46 Added operation details to the memory map doc. Memory map should be interpreted with help of ptp_drv_bfm.c. edn_walter 956d 13h /ha1588/trunk/
45 1. optimized area, by removing unused registers.
2. optimized timing, by removing latches.
edn_walter 957d 04h /ha1588/trunk/
44 Updated TSU testbench. edn_walter 957d 07h /ha1588/trunk/
43 Added software configurable PTP message id mask for TSU parser. edn_walter 958d 05h /ha1588/trunk/
42 Updated RTC testbench. Shrunk 1s to 1us to simulate more cycles during a short time. edn_walter 958d 11h /ha1588/trunk/
41 Added pre-adder to the accumulator to cut down critical timing path. edn_walter 958d 12h /ha1588/trunk/
39 1. Added memory map and feature description.
2. Separated TX RX TSU register addresses.
edn_walter 958d 16h /ha1588/trunk/
38 1. Redefined the memory map. See changes in reg.v and ptp_drv_bfm.c.
2. Added adj_done signal for CPU polling.
3. Making time_acc_modulo a constant = 256,000,000,000. No need to change it from software side.
edn_walter 959d 13h /ha1588/trunk/
37 Timestamp format in the queue = null_16bit + timeStamp1s_48bit + timeStamp1ns_32bit + msgId_4bit + ckSum_12bit + seqId_16bit edn_walter 959d 17h /ha1588/trunk/
36 TSU testbench is now self-checking. Test result is reported at end of simulation. edn_walter 960d 12h /ha1588/trunk/
35 Added support for stacked MPLS UDP/IPv4/IPv6 PTP packets. edn_walter 961d 11h /ha1588/trunk/
34 Added LGPL file header to all copyrighted files. edn_walter 961d 14h /ha1588/trunk/
33 Redefined memory map. RTC and TSU now have separate address spans, can be easily divided into to independent modules. edn_walter 961d 15h /ha1588/trunk/
32 Added PTP standard time format output to the top module. Can be connected to external modules. edn_walter 961d 17h /ha1588/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2014 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.