OpenCores

Subversion Repositories ha1588

[/] [ha1588/] [trunk/] - Rev 44

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
44 Updated TSU testbench. edn_walter 919d 14h /ha1588/trunk/
43 Added software configurable PTP message id mask for TSU parser. edn_walter 920d 12h /ha1588/trunk/
42 Updated RTC testbench. Shrunk 1s to 1us to simulate more cycles during a short time. edn_walter 920d 18h /ha1588/trunk/
41 Added pre-adder to the accumulator to cut down critical timing path. edn_walter 920d 19h /ha1588/trunk/
39 1. Added memory map and feature description.
2. Separated TX RX TSU register addresses.
edn_walter 920d 23h /ha1588/trunk/
38 1. Redefined the memory map. See changes in reg.v and ptp_drv_bfm.c.
2. Added adj_done signal for CPU polling.
3. Making time_acc_modulo a constant = 256,000,000,000. No need to change it from software side.
edn_walter 921d 21h /ha1588/trunk/
37 Timestamp format in the queue = null_16bit + timeStamp1s_48bit + timeStamp1ns_32bit + msgId_4bit + ckSum_12bit + seqId_16bit edn_walter 922d 00h /ha1588/trunk/
36 TSU testbench is now self-checking. Test result is reported at end of simulation. edn_walter 922d 19h /ha1588/trunk/
35 Added support for stacked MPLS UDP/IPv4/IPv6 PTP packets. edn_walter 923d 18h /ha1588/trunk/
34 Added LGPL file header to all copyrighted files. edn_walter 923d 21h /ha1588/trunk/
33 Redefined memory map. RTC and TSU now have separate address spans, can be easily divided into to independent modules. edn_walter 923d 22h /ha1588/trunk/
32 Added PTP standard time format output to the top module. Can be connected to external modules. edn_walter 924d 00h /ha1588/trunk/
31 Added hand-shaking for the TSU data reading. edn_walter 924d 18h /ha1588/trunk/
30 Timestamp format in the queue = msgId_4bit + seqId_16bit + null_8bit + timeStamp1s_4bit + null_2bit + timeStamp1ns_30bit edn_walter 924d 18h /ha1588/trunk/
29 Added multicycle timing constraint to ptp_parser.v, which works at data rate of (32bit * 4 gmii_clk cycle). Fmax can exceed 250MHz. edn_walter 924d 18h /ha1588/trunk/
27 Added more bits to the TSU queue information, of which timestamp value is enlarged from 4s to 64s. edn_walter 925d 00h /ha1588/trunk/
26 Updated test case. edn_walter 926d 19h /ha1588/trunk/
25 Updated SOPC Builder component and example system. edn_walter 927d 18h /ha1588/trunk/
24 Added test cases for top-level testbench to cover both RTC and TSU. edn_walter 927d 20h /ha1588/trunk/
23 Added CDC hand-shaking for RTC time reading operation. edn_walter 928d 13h /ha1588/trunk/
22 RTC reset will clear ACC counter, but not clear ACC counter incremental. edn_walter 928d 18h /ha1588/trunk/
21 Added structure for top-level simulation. Systemverilog DPI will be used to emulate the SW operation of PTP application. edn_walter 929d 14h /ha1588/trunk/
20 Added SOPC Builder Component and Instantiation Example. Follow rtl/sopc/ReadMe.txt to add IP Search Path to SOPC Builder. edn_walter 933d 18h /ha1588/trunk/
19 Added pipeline registers to Real Time Clock module to improve timing. edn_walter 933d 18h /ha1588/trunk/
18 Added QuartusII Place and Route project for top level ha1588.v edn_walter 933d 18h /ha1588/trunk/
17 Updated reg.v content. edn_walter 934d 12h /ha1588/trunk/
16 Try to add sth. edn_walter 938d 05h /ha1588/trunk/
15 Renamed module name for tsu and rtc.
Added folder for reg and top.
Added folder for sopc, preparing for Altera SOPC Builder customized component.
edn_walter 940d 14h /ha1588/trunk/
14 Added test case support for UDP/IPv6 PTP frames. edn_walter 942d 14h /ha1588/trunk/
13 Added test case support for single VLAN and double VLAN L2/L4 PTP frames. edn_walter 943d 14h /ha1588/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2014 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.