OpenCores

Subversion Repositories ha1588

[/] - Rev 29

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
29 Added multicycle timing constraint to ptp_parser.v, which works at data rate of (32bit * 4 gmii_clk cycle). Fmax can exceed 250MHz. edn_walter 895d 16h /
28 Before changing TSU packet parser datapath width from 32b to 8b. edn_walter 895d 22h /
27 Added more bits to the TSU queue information, of which timestamp value is enlarged from 4s to 64s. edn_walter 895d 23h /
26 Updated test case. edn_walter 897d 18h /
25 Updated SOPC Builder component and example system. edn_walter 898d 16h /
24 Added test cases for top-level testbench to cover both RTC and TSU. edn_walter 898d 18h /
23 Added CDC hand-shaking for RTC time reading operation. edn_walter 899d 12h /
22 RTC reset will clear ACC counter, but not clear ACC counter incremental. edn_walter 899d 16h /
21 Added structure for top-level simulation. Systemverilog DPI will be used to emulate the SW operation of PTP application. edn_walter 900d 13h /
20 Added SOPC Builder Component and Instantiation Example. Follow rtl/sopc/ReadMe.txt to add IP Search Path to SOPC Builder. edn_walter 904d 17h /
19 Added pipeline registers to Real Time Clock module to improve timing. edn_walter 904d 17h /
18 Added QuartusII Place and Route project for top level ha1588.v edn_walter 904d 17h /
17 Updated reg.v content. edn_walter 905d 11h /
16 Try to add sth. edn_walter 909d 03h /
15 Renamed module name for tsu and rtc.
Added folder for reg and top.
Added folder for sopc, preparing for Altera SOPC Builder customized component.
edn_walter 911d 12h /
14 Added test case support for UDP/IPv6 PTP frames. edn_walter 913d 12h /
13 Added test case support for single VLAN and double VLAN L2/L4 PTP frames. edn_walter 914d 12h /
12 Added parser support for vlan tagged frames. edn_walter 915d 11h /
11 Added parser support for L2_PTP and IPv4/v6_UDP_PTP frame formats. edn_walter 916d 12h /
10 Added parser support for L2_PTP and IPv4_UDP_PTP frame formats. edn_walter 917d 12h /
9 Timestamp format in the queue = seqId_16bit + msgId_4bit + timeStamp1s_2bit + timeStamp1ns_30bit edn_walter 918d 12h /
8 Timestamp format in the queue = seqId_16bit + msgId_2bit + timeStamp_30bit edn_walter 918d 18h /
7 Reduced the timestamp length from 80b to 30b to save memory, since the software could be fast enough to handle timestamp rollover events per 1s. Enlarged the fifo depth to 15, to accomodate 10 ptp sync messages per 1s. edn_walter 918d 19h /
6 Reduced the size of the Vendor specific simulation library file. ash_riple 920d 19h /
5 Added dcfifo to store ptp time stamps. ash_riple 921d 11h /
4 Added source code and unit test for TSU. ash_riple 922d 11h /
3 Added function block RTC and its unit test. ash_riple 929d 11h /
2 Try to add sth. to the repository. ash_riple 929d 11h /
1 The project and the structure was created root 929d 18h /

powered by: WebSVN 2.1.0

© copyright 1999-2014 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.