OpenCores

Subversion Repositories ethmac

[/] - Rev 360

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
360 Added partial implementation of the debug register from ORPSoC olof 1170d 23h /
359 Verilator linting fixes olof 1173d 01h /
358 Rename do to dato to avoid conflict with SystemVerilog (inherited from Julius Baxter's ORPSoC version olof 1174d 15h /
357 Bit width, assignment and white space fixes by Julius Baxter, inherited from ORPSoC olof 1174d 15h /
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 1174d 17h /
355 Import Julius Baxter's verilator hints from ORPSoC olof 1174d 18h /
354 Whitespace cleanup olof 1174d 18h /
353 Inherit fixes for bit width of constants from ORPSoC olof 1176d 19h /
352 Removed delayed assignments from rtl code olof 1181d 01h /
351 Turn defines into parameters in eth_cop olof 1189d 15h /
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 1189d 16h /
349 Make all parameters configurable from top level olof 1190d 16h /
348 Added option to dump VCD files olof 1191d 15h /
347 Added information about running with Icarus Verilog olof 1191d 16h /
346 Updated project location olof 1191d 18h /
345 Temporarily disable failing tests olof 1191d 20h /
344 bit 9 in phy control register is self clearing olof 1197d 22h /
343 Address miss should not be asserted on short frames olof 1201d 18h /
342 Added cast to avoid inequality when comparing different data types olof 1201d 18h /
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 1201d 18h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2014 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.