OpenCores

Subversion Repositories ethmac

[/] - Rev 368

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
368 dbg_dat0 only exist when `DEBUG_WISHBONE is set olof 1113d 05h /
367 Remove Wishbone B3 define. For classic wishbone, these ports can just be ignored olof 1176d 02h /
366 Readded eth_top.v with a deprecation warning olof 1300d 06h /
365 Whitespace cleanup olof 1301d 05h /
364 Renamed eth_top.v to ethmac.v to fit better into OpenCores structure olof 1302d 03h /
363 quartus project files unneback 1302d 11h /
362 added Makefiles to build project unneback 1302d 12h /
361 created branch unneback unneback 1302d 12h /
360 Added partial implementation of the debug register from ORPSoC olof 1303d 10h /
359 Verilator linting fixes olof 1305d 13h /
358 Rename do to dato to avoid conflict with SystemVerilog (inherited from Julius Baxter's ORPSoC version olof 1307d 03h /
357 Bit width, assignment and white space fixes by Julius Baxter, inherited from ORPSoC olof 1307d 03h /
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 1307d 05h /
355 Import Julius Baxter's verilator hints from ORPSoC olof 1307d 05h /
354 Whitespace cleanup olof 1307d 06h /
353 Inherit fixes for bit width of constants from ORPSoC olof 1309d 07h /
352 Removed delayed assignments from rtl code olof 1313d 13h /
351 Turn defines into parameters in eth_cop olof 1322d 03h /
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 1322d 04h /
349 Make all parameters configurable from top level olof 1323d 04h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2015 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.