OpenCores

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] [eth_txethmac.v] - Rev 353

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
353 Inherit fixes for bit width of constants from ORPSoC olof 1209d 22h /ethmac/trunk/rtl/verilog/eth_txethmac.v
352 Removed delayed assignments from rtl code olof 1214d 04h /ethmac/trunk/rtl/verilog/eth_txethmac.v
349 Make all parameters configurable from top level olof 1223d 19h /ethmac/trunk/rtl/verilog/eth_txethmac.v
346 Updated project location olof 1224d 21h /ethmac/trunk/rtl/verilog/eth_txethmac.v
338 root 2028d 23h /ethmac/trunk/rtl/verilog/eth_txethmac.v
335 New directory structure. root 2086d 04h /ethmac/trunk/rtl/verilog/eth_txethmac.v
328 Delayed CRC fixed. igorm 3563d 03h /ethmac/trunk/rtl/verilog/eth_txethmac.v
277 When padding was enabled and crc disabled, frame was not ended correctly. mohor 4316d 01h /ethmac/trunk/rtl/verilog/eth_txethmac.v
79 RetryCntLatched was unused and removed from design mohor 4653d 22h /ethmac/trunk/rtl/verilog/eth_txethmac.v
72 Retry is not activated when a Tx Underrun occured mohor 4658d 02h /ethmac/trunk/rtl/verilog/eth_txethmac.v
43 Tx status is written back to the BD. mohor 4669d 05h /ethmac/trunk/rtl/verilog/eth_txethmac.v
37 Link in the header changed. mohor 4688d 04h /ethmac/trunk/rtl/verilog/eth_txethmac.v
22 eth_timescale.v changed to timescale.v This is done because of the
simulation of the few cores in a one joined project.
mohor 4784d 06h /ethmac/trunk/rtl/verilog/eth_txethmac.v
18 Few little NCSIM warnings fixed. mohor 4822d 00h /ethmac/trunk/rtl/verilog/eth_txethmac.v
15 A define FPGA added to select between Artisan RAM (for ASIC) and Block Ram (For Virtex).
Include files fixed to contain no path.
File names and module names changed ta have a eth_ prologue in the name.
File eth_timescale.v is used to define timescale
All pin names on the top module are changed to contain _I, _O or _OE at the end.
Bidirectional signal MDIO is changed to three signals (Mdc_O, Mdi_I, Mdo_O
and Mdo_OE. The bidirectional signal must be created on the top level. This
is done due to the ASIC tools.
mohor 4858d 00h /ethmac/trunk/rtl/verilog/eth_txethmac.v

powered by: WebSVN 2.1.0

© copyright 1999-2014 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.