OpenCores

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] [eth_rxstatem.v] - Rev 352

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
352 Removed delayed assignments from rtl code olof 1216d 20h /ethmac/trunk/rtl/verilog/eth_rxstatem.v
346 Updated project location olof 1227d 12h /ethmac/trunk/rtl/verilog/eth_rxstatem.v
338 root 2031d 15h /ethmac/trunk/rtl/verilog/eth_rxstatem.v
335 New directory structure. root 2088d 20h /ethmac/trunk/rtl/verilog/eth_rxstatem.v
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.
tadejm 4396d 08h /ethmac/trunk/rtl/verilog/eth_rxstatem.v
37 Link in the header changed. mohor 4690d 20h /ethmac/trunk/rtl/verilog/eth_rxstatem.v
22 eth_timescale.v changed to timescale.v This is done because of the
simulation of the few cores in a one joined project.
mohor 4786d 21h /ethmac/trunk/rtl/verilog/eth_rxstatem.v
21 Status signals changed, Adress decoding changed, interrupt controller
added.
mohor 4787d 18h /ethmac/trunk/rtl/verilog/eth_rxstatem.v
18 Few little NCSIM warnings fixed. mohor 4824d 16h /ethmac/trunk/rtl/verilog/eth_rxstatem.v
15 A define FPGA added to select between Artisan RAM (for ASIC) and Block Ram (For Virtex).
Include files fixed to contain no path.
File names and module names changed ta have a eth_ prologue in the name.
File eth_timescale.v is used to define timescale
All pin names on the top module are changed to contain _I, _O or _OE at the end.
Bidirectional signal MDIO is changed to three signals (Mdc_O, Mdi_I, Mdo_O
and Mdo_OE. The bidirectional signal must be created on the top level. This
is done due to the ASIC tools.
mohor 4860d 15h /ethmac/trunk/rtl/verilog/eth_rxstatem.v

powered by: WebSVN 2.1.0

© copyright 1999-2014 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.