OpenCores

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [bench/] [verilog/] - Rev 243

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
156 Valid testbench. mohor 4462d 05h /ethmac/trunk/bench/verilog/
155 Minor changes. mohor 4462d 05h /ethmac/trunk/bench/verilog/
124 Define ETH_MIIMODER_RST corrected to 0x00000400. mohor 4504d 22h /ethmac/trunk/bench/verilog/
121 gsr added for use when ETH_XILINX_RAMB4 define is set. mohor 4506d 23h /ethmac/trunk/bench/verilog/
117 Clock mrx_clk set to 2.5 MHz. mohor 4511d 02h /ethmac/trunk/bench/verilog/
116 Testing environment also includes traffic cop, memory interface and host
interface.
mohor 4511d 02h /ethmac/trunk/bench/verilog/
108 Testbench supports unaligned accesses. mohor 4588d 05h /ethmac/trunk/bench/verilog/
107 TX_BUF_BASE changed. mohor 4588d 05h /ethmac/trunk/bench/verilog/
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.
mohor 4633d 03h /ethmac/trunk/bench/verilog/
80 Small fixes for external/internal DMA missmatches. mohor 4653d 23h /ethmac/trunk/bench/verilog/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2014 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.