OpenCores

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [runing_under_uclinux/] [rtl/] - Rev 365

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
338 root 2004d 16h /ethmac/tags/runing_under_uclinux/rtl/
335 New directory structure. root 2061d 21h /ethmac/tags/runing_under_uclinux/rtl/
144 This commit was manufactured by cvs2svn to create tag
'runing_under_uclinux'.
4455d 15h /ethmac/tags/runing_under_uclinux/rtl/
143 Only values smaller or equal to 0x80 can be written to TX_BD_NUM register.
r_TxEn and r_RxEn depend on the limit values of the TX_BD_NUMOut.
mohor 4455d 15h /ethmac/tags/runing_under_uclinux/rtl/
141 Syntax error fixed. mohor 4458d 09h /ethmac/tags/runing_under_uclinux/rtl/
140 Syntax error fixed. mohor 4458d 09h /ethmac/tags/runing_under_uclinux/rtl/
139 Synchronous reset added to all registers. Defines used for width. r_MiiMRst
changed from bit position 10 to 9.
mohor 4458d 09h /ethmac/tags/runing_under_uclinux/rtl/
138 Synchronous reset added. mohor 4458d 09h /ethmac/tags/runing_under_uclinux/rtl/
137 Defines for register width added. mii_rst signal in MIIMODER register
changed.
mohor 4458d 09h /ethmac/tags/runing_under_uclinux/rtl/
136 Parameter ResetValue changed to capital letters. mohor 4458d 19h /ethmac/tags/runing_under_uclinux/rtl/
134 Register TX_BD_NUM is changed so it contains value of the Tx buffer descriptors. No
need to multiply or devide any more.
mohor 4460d 12h /ethmac/tags/runing_under_uclinux/rtl/
133 - Busy signal was not set on time when scan status operation was performed
and clock was divided with more than 2.
- Nvalid remains valid two more clocks (was previously cleared too soon).
mohor 4460d 13h /ethmac/tags/runing_under_uclinux/rtl/
132 LinkFailRegister is reflecting the status of the PHY's link fail status bit. mohor 4460d 13h /ethmac/tags/runing_under_uclinux/rtl/
131 LinkFail signal was not latching appropriate bit. mohor 4460d 13h /ethmac/tags/runing_under_uclinux/rtl/
129 Traffic cop with 2 wishbone master interfaces and 2 wishbona slave
interfaces:
- Host connects to the master interface
- Ethernet master (DMA) connects to the second master interface
- Memory interface connects to the slave interface
- Ethernet slave interface (access to registers and BDs) connects to second
slave interface
mohor 4460d 14h /ethmac/tags/runing_under_uclinux/rtl/
127 WriteRxDataToMemory signal changed so end of frame (when last word is
written to fifo) is changed.
mohor 4480d 13h /ethmac/tags/runing_under_uclinux/rtl/
126 InvalidSymbol generation changed. mohor 4480d 13h /ethmac/tags/runing_under_uclinux/rtl/
125 RxAbort changed. Packets received with MRxErr (from PHY) are also
aborted.
mohor 4480d 13h /ethmac/tags/runing_under_uclinux/rtl/
122 ethernet spram added. So far a generic ram and xilinx RAMB4 are used. mohor 4482d 15h /ethmac/tags/runing_under_uclinux/rtl/
120 Unused files removed. mohor 4482d 16h /ethmac/tags/runing_under_uclinux/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2014 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.