OpenCores

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_27/] - Rev 367

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
338 root 1815d 01h /ethmac/tags/rel_27/
335 New directory structure. root 1872d 06h /ethmac/tags/rel_27/
324 This commit was manufactured by cvs2svn to create tag 'rel_27'. 3646d 05h /ethmac/tags/rel_27/
323 Accidently deleted line put back. igorm 3646d 05h /ethmac/tags/rel_27/
321 - Bug connected to the TX_BD_NUM_Wr signal fixed (bug came in with the
previous update of the core.
- TxBDAddress is set to 0 after the TX is enabled in the MODER register.
- RxBDAddress is set to r_TxBDNum<<1 after the RX is enabled in the MODER
register. (thanks to Mathias and Torbjorn)
- Multicast reception was fixed. Thanks to Ulrich Gries
igorm 3650d 00h /ethmac/tags/rel_27/
320 TX_BD_NUM_Wr error fixed. Error was entered with the last check-in. igorm 3650d 04h /ethmac/tags/rel_27/
319 Latest Ethernet IP core testbench. tadejm 3681d 00h /ethmac/tags/rel_27/
318 Latest Ethernet IP core testbench. tadejm 3681d 00h /ethmac/tags/rel_27/
317 Multicast detection fixed. Only the LSB of the first byte is checked. igorm 3690d 06h /ethmac/tags/rel_27/
315 Updated testbench. Some more testcases, some repaired. tadejm 3793d 03h /ethmac/tags/rel_27/
312 Corrected address mismatch for xilinx RAMB4_S8 model which has wider address than RAMB4_S16. tadejm 3793d 03h /ethmac/tags/rel_27/
311 Update script for running different file list files for different RAM models. tadejm 3793d 03h /ethmac/tags/rel_27/
310 More signals. tadejm 3793d 03h /ethmac/tags/rel_27/
309 Update file list files for different RAM models with byte select accessing. tadejm 3793d 03h /ethmac/tags/rel_27/
308 Moved RAM model file path from sim_file_list.lst to this file. tadejm 3793d 03h /ethmac/tags/rel_27/
306 Lapsus fixed (!we -> ~we). simons 3794d 01h /ethmac/tags/rel_27/
304 WISHBONE slave changed and tested from only 32-bit accesss to byte access. tadejm 3815d 21h /ethmac/tags/rel_27/
302 mbist signals updated according to newest convention markom 3842d 08h /ethmac/tags/rel_27/
301 Update RxEnSync only when mrxdv_pad_i is inactive (LOW). knguyen 3853d 00h /ethmac/tags/rel_27/
299 Artisan RAMs added. mohor 3900d 04h /ethmac/tags/rel_27/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2014 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.