OpenCores

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_11/] - Rev 231

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
231 Description of Core Modules added (figure). mohor 4200d 20h /ethmac/tags/rel_11/
229 case changed to casex. mohor 4204d 17h /ethmac/tags/rel_11/
227 Changed BIST scan signals. tadejm 4204d 21h /ethmac/tags/rel_11/
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 4204d 22h /ethmac/tags/rel_11/
225 Some minor changes. tadejm 4204d 22h /ethmac/tags/rel_11/
224 Signals for a wave window in Modelsim. tadejm 4205d 00h /ethmac/tags/rel_11/
223 Some code changed due to bug fixes. tadejm 4205d 00h /ethmac/tags/rel_11/
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.
mohor 4208d 22h /ethmac/tags/rel_11/
219 txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file,
TxDone and TxRetry are generated after the current WISHBONE access is
finished.
mohor 4211d 22h /ethmac/tags/rel_11/
218 Typo error fixed. (When using Bist) mohor 4212d 00h /ethmac/tags/rel_11/
217 Bist supported. mohor 4212d 00h /ethmac/tags/rel_11/
216 Bist signals added. mohor 4212d 00h /ethmac/tags/rel_11/
215 Bist supported. mohor 4212d 01h /ethmac/tags/rel_11/
214 Signals for WISHBONE B3 compliant interface added. mohor 4212d 21h /ethmac/tags/rel_11/
213 Defines changed to have ETH_ prolog.
ETH_WISHBONE_B# define added.
mohor 4212d 21h /ethmac/tags/rel_11/
212 Minor $display change. mohor 4212d 21h /ethmac/tags/rel_11/
211 Bist added. mohor 4212d 21h /ethmac/tags/rel_11/
210 BIST added. mohor 4212d 21h /ethmac/tags/rel_11/
209 Just back-up; not completed testbench and some testcases are not
wotking properly yet.
tadejm 4214d 01h /ethmac/tags/rel_11/
208 Virtual Silicon RAMs moved to lib directory tadej 4229d 19h /ethmac/tags/rel_11/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2014 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.