OpenCores

Subversion Repositories ethmac

[/] [ethmac/] - Rev 364

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
364 Renamed eth_top.v to ethmac.v to fit better into OpenCores structure olof 1178d 18h /ethmac/
363 quartus project files unneback 1179d 02h /ethmac/
362 added Makefiles to build project unneback 1179d 03h /ethmac/
361 created branch unneback unneback 1179d 03h /ethmac/
360 Added partial implementation of the debug register from ORPSoC olof 1180d 01h /ethmac/
359 Verilator linting fixes olof 1182d 04h /ethmac/
358 Rename do to dato to avoid conflict with SystemVerilog (inherited from Julius Baxter's ORPSoC version olof 1183d 18h /ethmac/
357 Bit width, assignment and white space fixes by Julius Baxter, inherited from ORPSoC olof 1183d 18h /ethmac/
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 1183d 20h /ethmac/
355 Import Julius Baxter's verilator hints from ORPSoC olof 1183d 20h /ethmac/
354 Whitespace cleanup olof 1183d 21h /ethmac/
353 Inherit fixes for bit width of constants from ORPSoC olof 1185d 22h /ethmac/
352 Removed delayed assignments from rtl code olof 1190d 04h /ethmac/
351 Turn defines into parameters in eth_cop olof 1198d 18h /ethmac/
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 1198d 19h /ethmac/
349 Make all parameters configurable from top level olof 1199d 19h /ethmac/
348 Added option to dump VCD files olof 1200d 18h /ethmac/
347 Added information about running with Icarus Verilog olof 1200d 19h /ethmac/
346 Updated project location olof 1200d 21h /ethmac/
345 Temporarily disable failing tests olof 1200d 22h /ethmac/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2014 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.