OpenCores

Subversion Repositories ethmac

[/] [ethmac/] - Rev 364

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
364 Renamed eth_top.v to ethmac.v to fit better into OpenCores structure olof 1330d 12h /ethmac/
363 quartus project files unneback 1330d 21h /ethmac/
362 added Makefiles to build project unneback 1330d 21h /ethmac/
361 created branch unneback unneback 1330d 21h /ethmac/
360 Added partial implementation of the debug register from ORPSoC olof 1331d 20h /ethmac/
359 Verilator linting fixes olof 1333d 22h /ethmac/
358 Rename do to dato to avoid conflict with SystemVerilog (inherited from Julius Baxter's ORPSoC version olof 1335d 12h /ethmac/
357 Bit width, assignment and white space fixes by Julius Baxter, inherited from ORPSoC olof 1335d 12h /ethmac/
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 1335d 14h /ethmac/
355 Import Julius Baxter's verilator hints from ORPSoC olof 1335d 15h /ethmac/
354 Whitespace cleanup olof 1335d 15h /ethmac/
353 Inherit fixes for bit width of constants from ORPSoC olof 1337d 17h /ethmac/
352 Removed delayed assignments from rtl code olof 1341d 22h /ethmac/
351 Turn defines into parameters in eth_cop olof 1350d 12h /ethmac/
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 1350d 13h /ethmac/
349 Make all parameters configurable from top level olof 1351d 14h /ethmac/
348 Added option to dump VCD files olof 1352d 13h /ethmac/
347 Added information about running with Icarus Verilog olof 1352d 13h /ethmac/
346 Updated project location olof 1352d 15h /ethmac/
345 Temporarily disable failing tests olof 1352d 17h /ethmac/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2015 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.