部分翻译

Subversion Repositories ethmac

[/] [ethmac/] - Rev 368

Rev	Log message	Author	Age	Path
368	dbg_dat0 only exist when `DEBUG_WISHBONE is set	olof	463d 08h	/ethmac/
367	Remove Wishbone B3 define. For classic wishbone, these ports can just be ignored	olof	526d 06h	/ethmac/
366	Readded eth_top.v with a deprecation warning	olof	650d 10h	/ethmac/
365	Whitespace cleanup	olof	651d 09h	/ethmac/
364	Renamed eth_top.v to ethmac.v to fit better into OpenCores structure	olof	652d 06h	/ethmac/
363	quartus project files	unneback	652d 15h	/ethmac/
362	added Makefiles to build project	unneback	652d 15h	/ethmac/
361	created branch unneback	unneback	652d 15h	/ethmac/
360	Added partial implementation of the debug register from ORPSoC	olof	653d 14h	/ethmac/
359	Verilator linting fixes	olof	655d 16h	/ethmac/
358	Rename do to dato to avoid conflict with SystemVerilog (inherited from Julius Baxter's ORPSoC version	olof	657d 06h	/ethmac/
357	Bit width, assignment and white space fixes by Julius Baxter, inherited from ORPSoC	olof	657d 06h	/ethmac/
356	Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure	olof	657d 08h	/ethmac/
355	Import Julius Baxter's verilator hints from ORPSoC	olof	657d 09h	/ethmac/
354	Whitespace cleanup	olof	657d 09h	/ethmac/
353	Inherit fixes for bit width of constants from ORPSoC	olof	659d 11h	/ethmac/
352	Removed delayed assignments from rtl code	olof	663d 17h	/ethmac/
351	Turn defines into parameters in eth_cop	olof	672d 07h	/ethmac/
350	Turn M[1-2]_ADDRESSED_S[1-2] defines into wires	olof	672d 07h	/ethmac/
349	Make all parameters configurable from top level	olof	673d 08h	/ethmac/