OpenCores

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [altera_de1_board/] [rtl/] [verilog/] - Rev 111

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 111 2011-05-20 20:39:02 GMT
  • Author: olivier.girard
  • Log message:
    Re-organized the "openMSP430_defines.v" file.
    Re-defined the CPU_ID register of the debug interface (in particular to support custom user versioning).
    Added RTL configuration possibility to expand the peripheral address space from 512B (0x0000 to 0x0200) to up to 32kB (0x0000 to 0x8000).
    As a consequence the per_addr bus width goes from 8 to 14 bits and the peripherals address decoders have been updated accordingly.
Path Last modification Log RSS feed
[FOLDER] openmsp430/ 111  1346d 07h olivier.girard View Log RSS feed
[NODE][FOLDER] branches/ 1  2035d 08h root View Log RSS feed
[NODE][FOLDER] tags/ 1  2035d 08h root View Log RSS feed
[NODE][FOLDER] trunk/ 111  1346d 07h olivier.girard View Log RSS feed
[NODE][NODE][FOLDER] core/ 111  1346d 07h olivier.girard View Log RSS feed
[NODE][NODE][FOLDER] doc/ 100  1426d 07h olivier.girard View Log RSS feed
[NODE][NODE][FOLDER] fpga/ 111  1346d 07h olivier.girard View Log RSS feed
[NODE][NODE][NODE][FOLDER] actel_m1a3pl_dev_kit/ 111  1346d 07h olivier.girard View Log RSS feed
[NODE][NODE][NODE][FOLDER] altera_de1_board/ 111  1346d 07h olivier.girard View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] bench/ 111  1346d 07h olivier.girard View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] doc/ 43  1853d 06h olivier.girard View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] rtl/ 111  1346d 07h olivier.girard View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FOLDER] verilog/ 111  1346d 07h olivier.girard View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FOLDER] openmsp430/ 111  1346d 07h olivier.girard View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] driver_7segment.v 111  1346d 07h olivier.girard View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] ext_de1_sram.v 29  1855d 08h olivier.girard View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] io_mux.v 29  1855d 08h olivier.girard View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] OpenMSP430_fpga.v 111  1346d 07h olivier.girard View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] ram16x512.v 29  1855d 08h olivier.girard View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] rom16x2048.v 39  1853d 06h olivier.girard View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] sim/ 111  1346d 07h olivier.girard View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] software/ 100  1426d 07h olivier.girard View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] synthesis/ 111  1346d 07h olivier.girard View Log RSS feed
[NODE][NODE][NODE][FOLDER] xilinx_diligent_s3board/ 111  1346d 07h olivier.girard View Log RSS feed
[NODE][NODE][FOLDER] tools/ 110  1347d 07h olivier.girard View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2015 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.