OpenCores

Subversion Repositories openmsp430

[/] - Rev 33

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 33 2009-12-29 18:18:00 GMT
  • Author: olivier.girard
  • Log message:
    In order to avoid confusion, the following changes have been implemented to the Verilog code:
    - renamed the "rom_*" ports and defines to "pmem_*" (program memory).
    - renamed the "ram_*" ports and defines to "dmem_*" (data memory).

    In addition, in order to prevent potential conflicts with the Verilog defines of other IPs, a Verilog undefine file has been created.
Path Last modification Log RSS feed
[FOLDER] openmsp430/ 33  1758d 23h olivier.girard View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2014 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.