OpenCores

Subversion Repositories uart2bus

[/] [uart2bus/] - Rev 12

Rev

Changes | View Log | RSS feed

Last modification

  • Rev 12 2012-02-25 10:48:40 GMT
  • Author: motilito
  • Log message:
    Updated Verilog implementation to sync with VHDL to include internal bus request/grant mechanism.
Path Last modification Log RSS feed
[FOLDER] uart2bus/ 12  87d 22h motilito View Log RSS feed
[NODE][FOLDER] branches/ 1  830d 13h root View Log RSS feed
[NODE][FOLDER] tags/ 1  830d 13h root View Log RSS feed
[NODE][FOLDER] trunk/ 12  87d 22h motilito View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2012 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.