OpenCores

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [xilinx_diligent_s3board/] [rtl/] [verilog/] [openmsp430/] [openMSP430_undefines.v] - Diff between revs 109 and 111

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 109 Rev 111
Line 35... Line 35...
// $LastChangedBy: olivier.girard $
// $LastChangedBy: olivier.girard $
// $LastChangedDate: 2009-08-30 18:39:26 +0200 (Sun, 30 Aug 2009) $
// $LastChangedDate: 2009-08-30 18:39:26 +0200 (Sun, 30 Aug 2009) $
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
 
 
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// SYSTEM CONFIGURATION
// BASIC SYSTEM CONFIGURATION
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
 
 
// Program Memory Size:
// Program Memory sizes
`ifdef PMEM_AWIDTH
 
`undef PMEM_AWIDTH
 
`endif
 
 
 
// Data Memory Size:
 
`ifdef DMEM_AWIDTH
 
`undef DMEM_AWIDTH
 
`endif
 
 
 
// Include/Exclude Hardware Multiplier
 
`ifdef MULTIPLIER
 
`undef MULTIPLIER
 
`endif
 
 
 
//----------------------------------------------------------------------------
 
// REMOTE DEBUGGING INTERFACE CONFIGURATION
 
//----------------------------------------------------------------------------
 
 
 
// Include Debug interface
 
`ifdef DBG_EN
 
`undef DBG_EN
 
`endif
 
 
 
// Debug interface selection
 
`ifdef DBG_UART
 
`undef DBG_UART
 
`endif
 
`ifdef DBG_JTAG
 
`undef DBG_JTAG
 
`endif
 
 
 
// Number of hardware breakpoints
 
`ifdef DBG_HWBRK_0
 
`undef DBG_HWBRK_0
 
`endif
 
`ifdef DBG_HWBRK_1
 
`undef DBG_HWBRK_1
 
`endif
 
`ifdef DBG_HWBRK_2
 
`undef DBG_HWBRK_2
 
`endif
 
`ifdef DBG_HWBRK_3
 
`undef DBG_HWBRK_3
 
`endif
 
 
 
// Let the CPU break after a PUC occurrence by default
 
`ifdef DBG_RST_BRK_EN
 
`undef DBG_RST_BRK_EN
 
`endif
 
 
 
 
 
//==========================================================================//
 
//==========================================================================//
 
//==========================================================================//
 
//==========================================================================//
 
//=====        SYSTEM CONSTANTS --- !!!!!!!! DO NOT EDIT !!!!!!!!      =====//
 
//==========================================================================//
 
//==========================================================================//
 
//==========================================================================//
 
//==========================================================================//
 
 
 
// Program and Data Memory sizes
 
`ifdef PMEM_SIZE_59_KB
`ifdef PMEM_SIZE_59_KB
`undef PMEM_SIZE_59_KB
`undef PMEM_SIZE_59_KB
`endif
`endif
`ifdef PMEM_SIZE_55_KB
`ifdef PMEM_SIZE_55_KB
`undef PMEM_SIZE_55_KB
`undef PMEM_SIZE_55_KB
Line 143... Line 81...
`undef PMEM_SIZE_2_KB
`undef PMEM_SIZE_2_KB
`endif
`endif
`ifdef PMEM_SIZE_1_KB
`ifdef PMEM_SIZE_1_KB
`undef PMEM_SIZE_1_KB
`undef PMEM_SIZE_1_KB
`endif
`endif
 
 
 
// Data Memory sizes
`ifdef DMEM_SIZE_32_KB
`ifdef DMEM_SIZE_32_KB
`undef DMEM_SIZE_32_KB
`undef DMEM_SIZE_32_KB
`endif
`endif
`ifdef DMEM_SIZE_24_KB
`ifdef DMEM_SIZE_24_KB
`undef DMEM_SIZE_24_KB
`undef DMEM_SIZE_24_KB
Line 182... Line 122...
`undef DMEM_SIZE_256_B
`undef DMEM_SIZE_256_B
`endif
`endif
`ifdef DMEM_SIZE_128_B
`ifdef DMEM_SIZE_128_B
`undef DMEM_SIZE_128_B
`undef DMEM_SIZE_128_B
`endif
`endif
`ifdef PMEM_SIZE
 
`undef PMEM_SIZE
// Include/Exclude Hardware Multiplier
 
`ifdef MULTIPLIER
 
`undef MULTIPLIER
 
`endif
 
 
 
// Include Debug interface
 
`ifdef DBG_EN
 
`undef DBG_EN
 
`endif
 
 
 
 
 
//----------------------------------------------------------------------------
 
// ADVANCED SYSTEM CONFIGURATION (FOR EXPERIENCED USERS)
 
//----------------------------------------------------------------------------
 
 
 
// Peripheral Memory Space:
 
`ifdef PER_SIZE_32_KB
 
`undef PER_SIZE_32_KB
 
`endif
 
`ifdef PER_SIZE_16_KB
 
`undef PER_SIZE_16_KB
 
`endif
 
`ifdef PER_SIZE_8_KB
 
`undef PER_SIZE_8_KB
`endif
`endif
 
`ifdef PER_SIZE_4_KB
 
`undef PER_SIZE_4_KB
 
`endif
 
`ifdef PER_SIZE_2_KB
 
`undef PER_SIZE_2_KB
 
`endif
 
`ifdef PER_SIZE_1_KB
 
`undef PER_SIZE_1_KB
 
`endif
 
`ifdef PER_SIZE_512_B
 
`undef PER_SIZE_512_B
 
`endif
 
 
 
// Let the CPU break after a PUC occurrence by default
 
`ifdef DBG_RST_BRK_EN
 
`undef DBG_RST_BRK_EN
 
`endif
 
 
 
// Custom user version number
 
`ifdef USER_VERSION
 
`undef USER_VERSION
 
`endif
 
 
 
 
 
//----------------------------------------------------------------------------
 
// EXPERT SYSTEM CONFIGURATION ( !!!! EXPERTS ONLY !!!! )
 
//----------------------------------------------------------------------------
 
 
 
// Number of hardware breakpoint units
 
`ifdef DBG_HWBRK_0
 
`undef DBG_HWBRK_0
 
`endif
 
`ifdef DBG_HWBRK_1
 
`undef DBG_HWBRK_1
 
`endif
 
`ifdef DBG_HWBRK_2
 
`undef DBG_HWBRK_2
 
`endif
 
`ifdef DBG_HWBRK_3
 
`undef DBG_HWBRK_3
 
`endif
 
 
 
// Enable/Disable the hardware breakpoint RANGE mode
 
`ifdef DBG_HWBRK_RANGE
 
`undef DBG_HWBRK_RANGE
 
`endif
 
 
 
// Input synchronizers
 
`ifdef SYNC_CPU_EN
 
`undef SYNC_CPU_EN
 
`endif
 
`ifdef SYNC_DBG_EN
 
`undef SYNC_DBG_EN
 
`endif
 
`ifdef SYNC_DBG_UART_RXD
 
`undef SYNC_DBG_UART_RXD
 
`endif
 
`ifdef SYNC_NMI
 
`undef SYNC_NMI
 
`endif
 
 
 
 
 
//==========================================================================//
 
//==========================================================================//
 
//==========================================================================//
 
//==========================================================================//
 
//=====        SYSTEM CONSTANTS --- !!!!!!!! DO NOT EDIT !!!!!!!!      =====//
 
//==========================================================================//
 
//==========================================================================//
 
//==========================================================================//
 
//==========================================================================//
 
 
 
// Program Memory Size
`ifdef PMEM_AWIDTH
`ifdef PMEM_AWIDTH
`undef PMEM_AWIDTH
`undef PMEM_AWIDTH
`endif
`endif
`ifdef DMEM_SIZE
`ifdef PMEM_SIZE
`undef DMEM_SIZE
`undef PMEM_SIZE
`endif
`endif
 
 
 
// Data Memory Size
`ifdef DMEM_AWIDTH
`ifdef DMEM_AWIDTH
`undef DMEM_AWIDTH
`undef DMEM_AWIDTH
`endif
`endif
 
`ifdef DMEM_SIZE
 
`undef DMEM_SIZE
 
`endif
 
 
 
// Peripheral Memory Size
 
`ifdef PER_AWIDTH
 
`undef PER_AWIDTH
 
`endif
 
`ifdef PER_SIZE
 
`undef PER_SIZE
 
`endif
 
 
// Data Memory Base Adresses
// Data Memory Base Adresses
`ifdef DMEM_BASE
`ifdef DMEM_BASE
`undef DMEM_BASE
`undef DMEM_BASE
`endif
`endif
Line 207... Line 256...
`undef PMEM_MSB
`undef PMEM_MSB
`endif
`endif
`ifdef DMEM_MSB
`ifdef DMEM_MSB
`undef DMEM_MSB
`undef DMEM_MSB
`endif
`endif
 
`ifdef PER_MSB
 
`undef PER_MSB
 
`endif
 
 
// Instructions type
// Instructions type
`ifdef INST_SO
`ifdef INST_SO
`undef INST_SO
`undef INST_SO
`endif
`endif
Line 336... Line 387...
`endif
`endif
`ifdef CONST
`ifdef CONST
`undef CONST
`undef CONST
`endif
`endif
 
 
 
// Instruction state machine
 
`ifdef I_IRQ_FETCH
 
`undef I_IRQ_FETCH
 
`endif
 
`ifdef I_IRQ_DONE
 
`undef I_IRQ_DONE
 
`endif
 
`ifdef I_DEC
 
`undef I_DEC
 
`endif
 
`ifdef I_EXT1
 
`undef I_EXT1
 
`endif
 
`ifdef I_EXT2
 
`undef I_EXT2
 
`endif
 
`ifdef I_IDLE
 
`undef I_IDLE
 
`endif
 
 
// Execution state machine
// Execution state machine
`ifdef E_IRQ_0
`ifdef E_IRQ_0
`undef E_IRQ_0
`undef E_IRQ_0
`endif
`endif
`ifdef E_IRQ_1
`ifdef E_IRQ_1
Line 507... Line 578...
 
 
//
//
// DEBUG INTERFACE EXTRA CONFIGURATION
// DEBUG INTERFACE EXTRA CONFIGURATION
//======================================
//======================================
 
 
 
// Debug interface: CPU version
 
`ifdef CPU_VERSION
 
`undef CPU_VERSION
 
`endif
 
 
// Debug interface: Software breakpoint opcode
// Debug interface: Software breakpoint opcode
`ifdef DBG_SWBRK_OP
`ifdef DBG_SWBRK_OP
`undef DBG_SWBRK_OP
`undef DBG_SWBRK_OP
`endif
`endif
 
 
Line 528... Line 604...
`endif
`endif
`ifdef DBG_UART_CNT
`ifdef DBG_UART_CNT
`undef DBG_UART_CNT
`undef DBG_UART_CNT
`endif
`endif
 
 
 
// Debug interface selection
 
`ifdef DBG_UART
 
`undef DBG_UART
 
`endif
 
`ifdef DBG_JTAG
 
`undef DBG_JTAG
 
`endif
 
 
// Enable/Disable the hardware breakpoint RANGE mode
// Enable/Disable the hardware breakpoint RANGE mode
`ifdef HWBRK_RANGE
`ifdef HWBRK_RANGE
`undef HWBRK_RANGE
`undef HWBRK_RANGE
`endif
`endif
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2014 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.