OpenCores

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [bin/] [rtlsim.sh] - Diff between revs 122 and 134

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 122 Rev 134
Line 28... Line 28...
# Author(s):
# Author(s):
#             - Olivier Girard,    olgirard@gmail.com
#             - Olivier Girard,    olgirard@gmail.com
#             - Mihai M.,          mmihai@delajii.net
#             - Mihai M.,          mmihai@delajii.net
#
#
#------------------------------------------------------------------------------
#------------------------------------------------------------------------------
# $Rev: 122 $
# $Rev: 134 $
# $LastChangedBy: olivier.girard $
# $LastChangedBy: olivier.girard $
# $LastChangedDate: 2011-10-05 22:29:45 +0200 (Wed, 05 Oct 2011) $
# $LastChangedDate: 2012-03-22 21:31:06 +0100 (Thu, 22 Mar 2012) $
#------------------------------------------------------------------------------
#------------------------------------------------------------------------------
 
 
###############################################################################
###############################################################################
#                            Parameter Check                                  #
#                            Parameter Check                                  #
###############################################################################
###############################################################################
Line 97... Line 97...
       vargs="$vargs +define+VXL +define+CVER" ;;
       vargs="$vargs +define+VXL +define+CVER" ;;
    verilog* )
    verilog* )
       vargs="$vargs +define+VXL" ;;
       vargs="$vargs +define+VXL" ;;
    ncverilog* )
    ncverilog* )
       rm -rf INCA_libs
       rm -rf INCA_libs
       vargs="$vargs +access+r +ncinput+../bin/cov_ncverilog.tcl -covfile ../bin/cov_ncverilog.ccf -coverage all +define+TRN_FILE" ;;
       vargs="$vargs +access+r +nclicq +ncinput+../bin/cov_ncverilog.tcl -covdut openMSP430 -covfile ../bin/cov_ncverilog.ccf -coverage all +define+TRN_FILE" ;;
    vcs* )
    vcs* )
       rm -rf csrc simv*
       rm -rf csrc simv*
       vargs="$vargs -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE" ;;
       vargs="$vargs -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE" ;;
    vsim* )
    vsim* )
       # Modelsim
       # Modelsim

powered by: WebSVN 2.1.0

© copyright 1999-2014 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.