OpenCores

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] [two-op_subc.s43] - Blame information for rev 18

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 olivier.girard
/*===========================================================================*/
2
/* Copyright (C) 2001 Authors                                                */
3
/*                                                                           */
4
/* This source file may be used and distributed without restriction provided */
5
/* that this copyright statement is not removed from the file and that any   */
6
/* derivative work contains the original copyright notice and the associated */
7
/* disclaimer.                                                               */
8
/*                                                                           */
9
/* This source file is free software; you can redistribute it and/or modify  */
10
/* it under the terms of the GNU Lesser General Public License as published  */
11
/* by the Free Software Foundation; either version 2.1 of the License, or    */
12
/* (at your option) any later version.                                       */
13
/*                                                                           */
14
/* This source is distributed in the hope that it will be useful, but WITHOUT*/
15
/* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or     */
16
/* FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public       */
17
/* License for more details.                                                 */
18
/*                                                                           */
19
/* You should have received a copy of the GNU Lesser General Public License  */
20
/* along with this source; if not, write to the Free Software Foundation,    */
21
/* Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA        */
22
/*                                                                           */
23
/*===========================================================================*/
24
/*                 TWO-OPERAND ARITHMETIC: SUBC[.B] INSTRUCTION              */
25
/*---------------------------------------------------------------------------*/
26
/* Test the SUBC[.B] instruction.                                            */
27 18 olivier.girard
/*                                                                           */
28
/* Author(s):                                                                */
29
/*             - Olivier Girard,    olgirard@gmail.com                       */
30
/*                                                                           */
31
/*---------------------------------------------------------------------------*/
32
/* $Rev: 17 $                                                                */
33
/* $LastChangedBy: olivier.girard $                                          */
34
/* $LastChangedDate: 2009-08-04 23:15:39 +0200 (Tue, 04 Aug 2009) $          */
35 2 olivier.girard
/*===========================================================================*/
36
 
37
 
38
.global main
39
 
40
main:
41
        /* -------------- TEST INSTRUCTION IN WORD MODE ------------------- */
42
 
43
        # Test SUB without Carry bit set
44
        mov     #0x0000, r2
45
        mov     #0x3333, r4
46
        mov     #0x8888, r5
47
        subc         r4, r5        ;# Substract r5-r4 (0x8888-0x3333=0x5554)
48
 
49
        # Test SUB with Carry bit set
50
        mov     #0x0001, r2
51
        mov     #0x5555, r4
52
        mov     #0x9999, r6
53
        subc         r4, r6        ;# Substract r6-r4 (0x9999-0x5555=0x4444)
54
 
55
 
56
        mov     #0x1000, r15
57
 
58
 
59
        /* -------------- TEST INSTRUCTION IN BYTE MODE ------------------- */
60
 
61
        # Test SUB.B without Carry bit set
62
        mov     #0x0000, r2
63
        mov     #0x3333, r4
64
        mov     #0x8888, r5
65
        subc.b       r4, r5        ;# Substract r5-r4 (0x0088-0x0033=0x0054)
66
 
67
        # Test SUB.B with Carry bit set
68
        mov     #0x0001, r2
69
        mov     #0x5555, r4
70
        mov     #0x9999, r6
71
        subc.b       r4, r6        ;# Substract r6-r4 (0x0099-0x0055=0x0044)
72
 
73
 
74
        mov     #0x2000, r15
75
 
76
 
77
        /* ------------------ TEST FLAGS IN WORD MODE ---------------------- */
78
 
79
        mov     #0x0000, r2        ;# V=0, N=1, Z=0, C=0
80
        mov     #0x0aaa, r4        ;#
81
        mov     #0x0666, r5        ;#
82
        subc         r4, r5        ;# Substract r5-r4 (0x0666-0x0aaa=0xfbbb)
83
        mov     #0x3000, r15
84
 
85
        mov     #0x0000, r2        ;# V=0, N=0, Z=0, C=1
86
        mov     #0x0444, r4        ;#
87
        mov     #0x0555, r5        ;#
88
        subc         r4, r5        ;# Substract r5-r4 (0x0555-0x0444=0x0110)
89
        mov     #0x3001, r15
90
 
91
        mov     #0x0000, r2        ;# V=0, N=0, Z=1, C=1
92
        mov     #0x0333, r4        ;#
93
        mov     #0x0334, r5        ;#
94
        subc         r4, r5        ;# Substract r5-r4 (0x0334-0x0333=0x0000)
95
        mov     #0x3002, r15
96
 
97
        mov     #0x0000, r2        ;# V=1, N=1, Z=0, C=0
98
        mov     #0x80ff, r4        ;#
99
        mov     #0x7ff0, r5        ;#
100
        subc         r4, r5        ;# Substract r5-r4 (0x7ff0-0x80ff=0xfef0)
101
        mov     #0x3003, r15
102
 
103
        mov     #0x0000, r2        ;# V=1, N=0, Z=0, C=1
104
        mov     #0x7f00, r4        ;#
105
        mov     #0x8000, r5        ;#
106
        subc         r4, r5        ;# Substract r5-r4 (0x8000-0x7f00=0x00ff)
107
        mov     #0x3004, r15
108
 
109
 
110
        /* ------------------ TEST FLAGS IN BYTE MODE --------------------- */
111
 
112
        mov     #0x0000, r2        ;# V=0, N=1, Z=0, C=0
113
        mov     #0x890a, r4        ;#
114
        mov     #0x5106, r5        ;#
115
        subc.b       r4, r5        ;# Substract r5-r4 (0x0006-0x000a=0x00fb)
116
        mov     #0x4000, r15
117
 
118
        mov     #0x0000, r2        ;# V=0, N=0, Z=0, C=1
119
        mov     #0xfa04, r4        ;#
120
        mov     #0x5307, r5        ;#
121
        subc.b       r4, r5        ;# Substract r5-r4 (0x0007-0x0004=0x0002)
122
        mov     #0x4001, r15
123
 
124
        mov     #0x0000, r2        ;# V=0, N=0, Z=1, C=1
125
        mov     #0xe603, r4        ;#
126
        mov     #0x8a04, r5        ;#
127
        subc.b       r4, r5        ;# Substract r5-r4 (0x0004-0x0003=0x0000)
128
        mov     #0x4002, r15
129
 
130
        mov     #0x0000, r2        ;# V=1, N=1, Z=0, C=0
131
        mov     #0x7387, r4        ;#
132
        mov     #0x817f, r5        ;#
133
        subc.b       r4, r5        ;# Substract r5-r4 (0x007f-0x0087=0x00f7)
134
        mov     #0x4003, r15
135
 
136
        mov     #0x0000, r2        ;# V=1, N=0, Z=0, C=1
137
        mov     #0x8175, r4        ;#
138
        mov     #0x5480, r5        ;#
139
        subc.b       r4, r5        ;# Substract r5-r4 (0x0080-0x0075=0x000a)
140
        mov     #0x4004, r15
141
 
142
 
143
        /* ----------------------         END OF TEST        --------------- */
144
        mov      #0x5000, r15
145
end_of_test:
146
        nop
147
        br #0xffff
148
 
149
 
150
 
151
        /* ----------------------         INTERRUPT VECTORS  --------------- */
152
 
153
.section .vectors, "a"
154
.word end_of_test  ; Interrupt  0 (lowest priority)    
155
.word end_of_test  ; Interrupt  1                      
156
.word end_of_test  ; Interrupt  2                      
157
.word end_of_test  ; Interrupt  3                      
158
.word end_of_test  ; Interrupt  4                      
159
.word end_of_test  ; Interrupt  5                      
160
.word end_of_test  ; Interrupt  6                      
161
.word end_of_test  ; Interrupt  7                      
162
.word end_of_test  ; Interrupt  8                      
163
.word end_of_test  ; Interrupt  9                      
164
.word end_of_test  ; Interrupt 10                      Watchdog timer
165
.word end_of_test  ; Interrupt 11                      
166
.word end_of_test  ; Interrupt 12                      
167
.word end_of_test  ; Interrupt 13                      
168
.word end_of_test  ; Interrupt 14                      NMI
169
.word main         ; Interrupt 15 (highest priority)   RESET

powered by: WebSVN 2.1.0

© copyright 1999-2014 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.