OpenCores

Subversion Repositories ha1588

[/] [ha1588/] [trunk/] [sim/] [tsu/] [wave.do] - Blame information for rev 10

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 4 ash_riple
onerror {resume}
2
quietly WaveActivateNextPane {} 0
3
add wave -noupdate -format Logic /tsu_queue_tb/DUT_RX/gmii_clk
4
add wave -noupdate -format Logic /tsu_queue_tb/DUT_RX/gmii_ctrl
5
add wave -noupdate -format Literal /tsu_queue_tb/DUT_RX/gmii_data
6
add wave -noupdate -divider {New Divider}
7
add wave -noupdate -format Logic /tsu_queue_tb/DUT_RX/ts_req
8
add wave -noupdate -format Literal -radix hexadecimal /tsu_queue_tb/DUT_RX/rtc_time_stamp
9
add wave -noupdate -format Logic /tsu_queue_tb/DUT_RX/ts_ack
10
add wave -noupdate -format Logic /tsu_queue_tb/DUT_RX/ts_ack_clr
11
add wave -noupdate -format Literal -radix hexadecimal /tsu_queue_tb/DUT_RX/gmii_time_stamp
12
add wave -noupdate -divider {New Divider}
13
add wave -noupdate -format Logic /tsu_queue_tb/DUT_RX/int_gmii_ctrl
14
add wave -noupdate -format Literal /tsu_queue_tb/DUT_RX/int_gmii_data
15
add wave -noupdate -format Literal /tsu_queue_tb/DUT_RX/int_bcnt
16
add wave -noupdate -divider {New Divider}
17
add wave -noupdate -format Logic /tsu_queue_tb/DUT_RX/int_valid
18
add wave -noupdate -format Logic /tsu_queue_tb/DUT_RX/int_sop
19
add wave -noupdate -format Logic /tsu_queue_tb/DUT_RX/int_eop
20
add wave -noupdate -format Literal /tsu_queue_tb/DUT_RX/int_data
21
add wave -noupdate -format Literal /tsu_queue_tb/DUT_RX/int_mod
22
add wave -noupdate -divider {New Divider}
23 10 edn_walter
add wave -noupdate -format Literal -radix unsigned /tsu_queue_tb/DUT_RX/parser/int_cnt
24
add wave -noupdate -format Literal -radix unsigned /tsu_queue_tb/DUT_RX/parser/bypass_ipv4_cnt
25
add wave -noupdate -format Literal -radix unsigned /tsu_queue_tb/DUT_RX/parser/bypass_udp_cnt
26 4 ash_riple
add wave -noupdate -divider {New Divider}
27 10 edn_walter
add wave -noupdate -format Logic /tsu_queue_tb/DUT_RX/parser/int_valid_d1
28
add wave -noupdate -format Logic /tsu_queue_tb/DUT_RX/parser/int_sop_d1
29
add wave -noupdate -format Logic /tsu_queue_tb/DUT_RX/parser/int_eop_d1
30
add wave -noupdate -format Literal /tsu_queue_tb/DUT_RX/parser/int_mod_d1
31
add wave -noupdate -format Literal /tsu_queue_tb/DUT_RX/parser/int_data_d1
32 4 ash_riple
add wave -noupdate -divider {New Divider}
33 10 edn_walter
add wave -noupdate -format Logic /tsu_queue_tb/DUT_RX/parser/bypass_vlan
34
add wave -noupdate -format Logic /tsu_queue_tb/DUT_RX/parser/bypass_ipv4
35
add wave -noupdate -format Logic /tsu_queue_tb/DUT_RX/parser/bypass_udp
36
add wave -noupdate -format Logic /tsu_queue_tb/DUT_RX/parser/ptp_l2
37
add wave -noupdate -format Logic /tsu_queue_tb/DUT_RX/parser/ptp_l4
38 4 ash_riple
add wave -noupdate -format Logic /tsu_queue_tb/DUT_RX/parser/ptp_event
39 8 edn_walter
add wave -noupdate -format Literal /tsu_queue_tb/DUT_RX/parser/ptp_msgid
40 4 ash_riple
add wave -noupdate -format Literal /tsu_queue_tb/DUT_RX/parser/ptp_seqid
41
add wave -noupdate -divider {New Divider}
42
add wave -noupdate -format Logic /tsu_queue_tb/DUT_RX/parser/ptp_found
43
add wave -noupdate -format Literal /tsu_queue_tb/DUT_RX/parser/ptp_infor
44
add wave -noupdate -divider {New Divider}
45 5 ash_riple
add wave -noupdate -divider {New Divider}
46 4 ash_riple
TreeUpdate [SetDefaultTree]
47 10 edn_walter
WaveRestoreCursors {{Cursor 1} {629901 ps} 0}
48
configure wave -namecolwidth 188
49 4 ash_riple
configure wave -valuecolwidth 165
50
configure wave -justifyvalue left
51
configure wave -signalnamewidth 0
52
configure wave -snapdistance 10
53
configure wave -datasetprefix 0
54
configure wave -rowmargin 4
55
configure wave -childrowmargin 2
56
configure wave -gridoffset 0
57
configure wave -gridperiod 1
58
configure wave -griddelta 40
59
configure wave -timeline 0
60
configure wave -timelineunits ns
61
update
62 10 edn_walter
WaveRestoreZoom {169911 ps} {813489 ps}

powered by: WebSVN 2.1.0

© copyright 1999-2014 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.