OpenCores

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_10/] [README.txt] - Blame information for rev 367

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 190 mohor
//////////////////////////////////////////////////////////////////////
2
////                                                              ////
3
////  README.txt                                                  ////
4
////                                                              ////
5
////  This file is part of the Ethernet IP core project           ////
6
////  http://www.opencores.org/projects/ethmac/                   ////
7
////                                                              ////
8
////  Author(s):                                                  ////
9
////      - Igor Mohor (igorM@opencores.org)                      ////
10
////                                                              ////
11
////                                                              ////
12
//////////////////////////////////////////////////////////////////////
13
////                                                              ////
14
//// Copyright (C) 2001, 2002 Authors                             ////
15
////                                                              ////
16
//// This source file may be used and distributed without         ////
17
//// restriction provided that this copyright statement is not    ////
18
//// removed from the file and that any derivative work contains  ////
19
//// the original copyright notice and the associated disclaimer. ////
20
////                                                              ////
21
//// This source file is free software; you can redistribute it   ////
22
//// and/or modify it under the terms of the GNU Lesser General   ////
23
//// Public License as published by the Free Software Foundation; ////
24
//// either version 2.1 of the License, or (at your option) any   ////
25
//// later version.                                               ////
26
////                                                              ////
27
//// This source is distributed in the hope that it will be       ////
28
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
29
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
30
//// PURPOSE.  See the GNU Lesser General Public License for more ////
31
//// details.                                                     ////
32
////                                                              ////
33
//// You should have received a copy of the GNU Lesser General    ////
34
//// Public License along with this source; if not, download it   ////
35
//// from http://www.opencores.org/lgpl.shtml                     ////
36
////                                                              ////
37
//////////////////////////////////////////////////////////////////////
38
//
39
// CVS Revision History
40
//
41
// $Log: not supported by cvs2svn $
42
//
43
//
44
//
45
 
46
RUNNING the simulation/Testbench in ModelSIM:
47
 
48
Open ModelSIM project: ethernet/sim/rtl_sim/modelsim_sim/bin/ethernet.mpf
49
Run the macro do.do (write "do do.do" in the command window).
50
Simulation will be automatically started. Logs are stored in the /log
51
directory. tb_ethernet test is performed.
52
 
53
 
54
 
55
RUNNING the simulation/Testbench in Ncsim:
56
 
57
Go to the ethernet\sim\rtl_sim\ncsim_sim\run directory. Run the
58
run_eth_sim_regr.scr script. Simulation is automatically started. Logs are
59
stored in the /log directory. Before running the script for another time,
60
run the clean script that deletes files from previous runs. tb_ethernet test
61
is performed.
62
 
63
 
64
 
65
 
66
 
67
 
68
Why are eth_cop.v, eth_host.v, eth_memory, tb_cop.v and tb_ethernet_with_cop.v
69
files used for?
70
 
71
Although the testbench does not include the traffic coprocessor, the
72
coprocessor is part of the ethernet environment. eth_cop multiplexes
73
two wishbone interface between 4 modules:
74
- First wishbone master interface is connected to the HOST (eth_host)
75
- Second wishbone master interface is connected to the Ethernet Core (for
76
  accessing data in the memory (eth_memory)).
77
- First wishbone slave interface is connected to the Ethernet Core (for
78
  accessing registers and buffer descriptors).
79
- Second wishbone slave interface is connected to the memory (eth_memory)
80
  so host can write data to the memory (or read data from the memory.
81
 
82
tb_cop.c is a testbench just for the traffic coprocessor (eth_cop).
83
tb_ethernet_with_cop.v is a simple testbench where all above mentioned
84
modules are connected into a single environment. Few packets are transmitted
85
and received. The "main" testbench is tb_ethernet.v file. It performs several
86
tests (eth_cop is not part of the simulation environment).
87
 
88
 
89
 
90
 
91
 

powered by: WebSVN 2.1.0

© copyright 1999-2014 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.