| 1 |
17 |
sumanta.chaudhuri |
set_project_params -directory ./
|
| 2 |
|
|
set_project_params -results myboard.txt
|
| 3 |
|
|
set_project_params -sources "synth_src/connect6.cpp synth_src/connect6_synth.cpp synth_src/main.cpp synth_src/q.cpp synth_src/state.cpp synth_src/threats.cpp synth_src/util.cpp"
|
| 4 |
|
|
set_project_params -headers "synth_src/connect6.h synth_src/connect6_synth.h synth_src/q.hpp synth_src/shared.h synth_src/threats.h synth_src/util.h"
|
| 5 |
|
|
set_project_params -cache_result_files no
|
| 6 |
|
|
set_project_params -cache_data_files yes
|
| 7 |
|
|
|
| 8 |
|
|
if [file exists imp_sort] { delete_implementation imp_sort }
|
| 9 |
|
|
create_implementation imp_sort
|
| 10 |
|
|
|
| 11 |
|
|
set_implementation_params -systemc_source no
|
| 12 |
|
|
set_implementation_params -instream_boundary_register infer
|
| 13 |
|
|
set_implementation_params -memory_return_path_external_delay 0%
|
| 14 |
|
|
set_implementation_params -memory_forward_path_external_delay 0%
|
| 15 |
|
|
set_implementation_params -instream_forward_path_external_delay 0%
|
| 16 |
|
|
set_implementation_params -sccompiler_args "-DDONT_VERIFY_PPAID -g -g -g -g -g"
|
| 17 |
|
|
set_implementation_params -outstream_return_path_external_delay 0%
|
| 18 |
|
|
set_implementation_params -appfile synth_src/threats.cpp
|
| 19 |
|
|
set_implementation_params -proc streamsort
|
| 20 |
|
|
set_implementation_params -memory_forward_boundary_register infer
|
| 21 |
|
|
set_implementation_params -cppcompiler_args "-g -DPICO_SYNTH -fpermissive"
|
| 22 |
|
|
#set_implementation_params -techlib altera-cyclone4gx
|
| 23 |
|
|
#set_implementation_params -device ep4cgx110c-fc23-7
|
| 24 |
|
|
set_implementation_params -techlib xilinx-spartan6
|
| 25 |
|
|
set_implementation_params -device xc6slx45-csg324-2
|
| 26 |
|
|
set_implementation_params -memory_return_boundary_register infer
|
| 27 |
|
|
set_implementation_params -cexec_args "-port /dev/ttyS0 -player L"
|
| 28 |
|
|
set_implementation_params -host_memory_access never
|
| 29 |
|
|
set_implementation_params -init_data_registers yes
|
| 30 |
|
|
set_implementation_params -outstream_forward_path_external_delay 0%
|
| 31 |
|
|
set_implementation_params -outstream_boundary_register infer
|
| 32 |
|
|
set_implementation_params -build_tcab yes
|
| 33 |
|
|
set_implementation_params -reset_data_registers yes
|
| 34 |
|
|
set_implementation_params -task_overlap infer
|
| 35 |
|
|
set_implementation_params -instream_return_path_external_delay 0%
|
| 36 |
|
|
set_implementation_params -simulator modelsim
|
| 37 |
|
|
set_implementation_params -clock_freq 100
|
| 38 |
|
|
|
| 39 |
|
|
|
| 40 |
|
|
|
| 41 |
|
|
set_loop_params -ii 1
|
| 42 |
|
|
|
| 43 |
|
|
csim -golden -cppcompiler_args "-g -DPICO_SYNTH -fpermissive" -cexec_args "-port /dev/ttyS0 -player L"
|
| 44 |
|
|
preprocess
|
| 45 |
|
|
csim -preprocess -cppcompiler_args "-g -DPICO_SYNTH -fpermissive" -cexec_args "-port /dev/ttyS0 -player L"
|
| 46 |
|
|
schedule
|
| 47 |
|
|
csim -schedule -cppcompiler_args "-g -DPICO_SYNTH -fpermissive" -cexec_args "-port /dev/ttyS0 -player L"
|
| 48 |
|
|
synthesize
|
| 49 |
|
|
create_rtl_package -force
|
| 50 |
|
|
|
