OpenCores
Written in: Stage: License:

marked with *

Arithmetic core 3

Communication controller 3

Crypto core 1

Project Files Statistics Status License
fast AES-128 Encryption only cores Yes Stats Others

ECC core 1

Project Files Statistics Status License
Ultimate CRC Yes Stats Done GPL

Library 1

Project Files Statistics Status License
Srdy-Drdy Library Yes Stats Done Others

Other 1

Project Files Statistics Status License
Adjustable Frequency Divider Yes Stats Done LGPL

Processor 3

Project Files Statistics Status License
* openMSP430 Yes Stats Done OCCP BSD
* OpenRISC 1000 Yes Stats Done Wbc OCCP LGPL
TV80 Yes Stats BSD

System on Chip 1

Project Files Statistics Status License
Async-SDM-NoC Yes Stats Done LGPL

Testing / Verification 1

Project Files Statistics Status License
The VHDL Test Bench Yes Stats BSD

Video controller 2

Project Files Statistics Status License
H.264/AVC Baseline Decoder Yes Stats
* VGA/LCD Controller Yes Stats Done Wbc OCCP GPL
© copyright 1999-2014 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.