OpenCores

1G eth UDP / IP Stack :: Overview

Details

Name: udp_ip_stack
Created: Oct 11, 2011
Updated: Jul 28, 2014
SVN Updated: Dec 18, 2013
SVN: Browse
Latest version: download
Statistics: View

Other project properties

Category: Communication controller
Language: VHDL
Development status: Beta
Additional info: Design done, FPGA proven
WishBone Compliant: No
License: LGPL

Description

Implements UDP, IPv4, ARP protocols
Zero latency between UDP and MAC layer (combinatorial transfer during user data phase)
Allows full control of UDP src & dst ports on TX.
Provides access to UDP src & dst ports on RX (user filtering)
Couples directly to Xilinx Tri-Mode eth Mac via AXI interface
choice of ARPV2 layer with multislot cache, or smaller single slot ARP for point to point implementations
Separate building blocks to create custom stacks
Easy to tap into the IP layer directly
Separate clock domains for tx & rx paths
Tested for 1Gbit Ethernet, but applicable to 100M and 10M
More detail in doco under Downloads
- provided by Peter Fall and the FIXQRL project

© copyright 1999-2014 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.