OpenCores

M1 Core :: Overview

Details

Name: m1_core
Created: Jan 3, 2007
Updated: May 29, 2012
SVN Updated: Sep 7, 2009
SVN: Browse
Latest version: download
Statistics: View

Other project properties

Category: Processor
Language: Verilog
Development status: Beta
Additional info: FPGA proven, Specification done
WishBone Compliant: Yes
License: GPL

M1 Core briefly...

The M1 Core is a 32-bit RISC CPU compatible with a popular GCC target.
It's been designed for simplicity and it's been used for some didactical activities at the University of catania.
The CPU is written in Verilog and it's been tested on FPGA (Xilinx Spartan-3E Starter Kit).
The CVS tree includes sources from other two OpenCores projects:

© copyright 1999-2014 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.