OpenCores

I2C Master Slave Core :: Overview

Project maintainers

Details

Name: i2c_master_slave
Created: Oct 29, 2008
Updated: Feb 1, 2012
SVN Updated: Mar 10, 2009
SVN: Browse
Latest version: download
Statistics: View

Other project properties

Category: Communication controller
Language: VHDL
Development status: Stable
Additional info: Design done, FPGA proven
WishBone Compliant: No
License: BSD

Description

The file name is V02 because V01 contained only an unwilling to work master.
it will not be posted here.
Master:
*supports burst writes and reads
*fully controlled by interface
for now i build a different interface for each use of the core.
in he future i plan to build a generic controller, that will act as a bridge from the PCI PLB to I2c.

© copyright 1999-2012 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.