OpenCores
Home » All forums » PCI » PCI Bridge Address Tranlsation
no use no use 1/1 no use no use
PCI Bridge Address Tranlsation
by jm2morri on Sep 7, 2009 		jm2morri
Posts: 4
Joined: Mar 12, 2009
Last seen: Oct 28, 2009
Hello,

Does anyone have a good resource that explains the address translation of the pci_bridge32 module? Both translation from PCI to Wishbone and vice-versa?

I can read and write via PCI and see (with SignalTap) various FIFO's being enabled that make sense. But nothing ever gets to the wishbone side (again viewing with SignalTap). So I'm guessing that I don't have the translation setup correctly and the core is throwing away the accesses because they don't match the address after the translation.

Cheers,

James.
RE: PCI Bridge Address Tranlsation
by jm2morri on Sep 14, 2009 		jm2morri
Posts: 4
Joined: Mar 12, 2009
Last seen: Oct 28, 2009
Hello,

Does anyone have a good resource that explains the address translation of the pci_bridge32 module? Both translation from PCI to Wishbone and vice-versa?

I can read and write via PCI and see (with SignalTap) various FIFO's being enabled that make sense. But nothing ever gets to the wishbone side (again viewing with SignalTap). So I'm guessing that I don't have the translation setup correctly and the core is throwing away the accesses because they don't match the address after the translation.

Cheers,

James.
no use no use 1/1 no use no use
© copyright 1999-2012 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.