OpenCores
no use no use 1/1 no use no use
Design Verification Club meeting to discuss OpenRISC
by jeremybennett on Sep 10, 2010
jeremybennett
Posts: 689
Joined: May 29, 2008
Last seen: Feb 9, 2012

The Design Verification Club provides a forum for verification engineers around the world to meet and discuss the latest technology.

I'm pleased to announce that the next joint lunchtime meeting of the UK and Dutch chapters will cover Open Source Verification Tools. This may be of particular interest to OpenRISC users, since I shall be presenting a case study on verifying OpenRISC.

The meeting will take place on 20 September 2010, at 11:30-2PM BST. The talks will be 12-2PM (7-9AM EDT) via web conference and in Bristol, England; Cambridge, England; and Eindhoven, Netherlands. Participation is free, and web conferencing means users can participate from anywhere in the world.

The presentations are:

  • Verilator; fast, free, but for me?, by Wilson Snyder, developer of Verilator.

  • Verilator User Case Study, by Rich Porter from Art of Silicon.

  • Fedora Electronic Lab: Hardware engineering made easy, by Chitlesh Goorah, Digital Design Engineer, ON Semiconductor and developer of The Fedora Electronic Lab.

  • Processor verification using open source tools and the GCC regression test suite: A case study, by Dr. Jeremy Bennett, founder and CEO of Embecosm.

We hope to see you (virtually) there. For details and to register, see dvclubbristol.eventbrite.com.

Jeremy

--
Tel: +44 (1590) 610184
Cell: +44 (7970) 676050
SkypeID: jeremybennett
Email: jeremy.bennett@embecosm.com
Web: www.embecosm.com

no use no use 1/1 no use no use
© copyright 1999-2012 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.