|
RE: OR1200 Update
by Kuoping on Sep 13, 2010 |
Kuoping
Posts: 27 Joined: Mar 27, 2009 Last seen: May 20, 2012 |
||
|
Ignore previous post. The last revision already fix it.
|
|||
|
RE: OR1200 Update
by Kuoping on Sep 13, 2010 |
Kuoping
Posts: 27 Joined: Mar 27, 2009 Last seen: May 20, 2012 |
||
|
Ignore previous post. The last revision already fix it.
|
|||
|
RE: OR1200 Update
by Kuoping on Sep 13, 2010 |
Kuoping
Posts: 27 Joined: Mar 27, 2009 Last seen: May 20, 2012 |
||
|
Ignore previous post. The last revision already fix it.
|
|||
|
RE: OR1200 Update
by Kuoping on Sep 13, 2010 |
Kuoping
Posts: 27 Joined: Mar 27, 2009 Last seen: May 20, 2012 |
||
|
Ignore previous post. The last revision already fix it.
|
|||
|
RE: OR1200 Update
by Kuoping on Sep 13, 2010 |
Kuoping
Posts: 27 Joined: Mar 27, 2009 Last seen: May 20, 2012 |
||
|
Ignore the previous post. The last revision already fix it.
|
|||
|
RE: OR1200 Update
by Kuoping on Sep 13, 2010 |
Kuoping
Posts: 27 Joined: Mar 27, 2009 Last seen: May 20, 2012 |
||
|
Ignore the previous post. The last revision already fix it.
|
|||
|
RE: OR1200 Update
by julius on Sep 13, 2010 |
julius
Posts: 335 Joined: Jul 1, 2008 Last seen: May 21, 2012 |
||
|
The systhesis tool reports the signal 'muxout' as latch cell on the file 'or1200_wbmux.v'. It's a incomplete assignment on the case statement.
Which synthesis tool and what is the exact message? To complete that case statement (fix lint errors) I added the default state which set wbmux = 0. I have run this through Synplify Pro (C-2009.03A-2), and didn't get any mention of latches, nor did I have any problems with the design. Can you provide the error? Potentially this might infer a latch, but it shouldn't. |
|||



