Memory access
Information:
Type :: BUG
Status :: CLOSED
Assigned to ::
Description:
Hi
I have been testing the aeMB core and have found that the swi, lwi and other memory access instructions do not seem to operate correctly. During simulation it seems that the stalls inserted in the pipeling prevent things happening when they should. The test assembler program works only by chance when testing these instructions.
Comments:
No comments yet...
Post a comment:
Login to post comments!